Efficient boolean characteristic function for fast timed ATPG

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 96-99

  Kuo, Yu Min ^a   Chang, Yue Lung ^a   Chang, Shih Chieh ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC TEST PATTERN GENERATION; BOOLEAN FUNCTIONS; DESIGN; ELECTRIC CURRENTS; ELECTRIC NETWORK ANALYSIS; FUNCTION EVALUATION; NETWORKS (CIRCUITS); TIME MEASUREMENT; VECTORS;

CHARACTERISTIC FUNCTION (C.F.); CIRCUIT OPTIMIZATION; CIRCUIT TIMING; COMPUTER-AIDED DESIGN; CORE ENGINES; INPUT VECTORS; INTERNATIONAL CONFERENCES; LARGE CIRCUITS; MAXIMUM INSTANTANEOUS CURRENT (MIC); TEST PATTERN GENERATION (TPG); TIMING ANALYSIS;

TIMING CIRCUITS;

EID: 46149117047     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320071     Document Type: Conference Paper

References (18)

1. P. Ashar, and S. Malik, "Functional Timing Analysis Using ATPG," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 8, pp. 1025-1030, Aug. 1995.
2. R. I. Bahar, H. Cho, G. D. Hachtel, E. Macii, and F. Somenzi, "Timing Analysis of Combinational Circuits using ADD's," in Proc. of IEEE European Design Test Conference, pp. 625-629, 1994.
3. H.-C. Chen, and D. Du, "Path Sensitization in Critical Path Problem," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 2, pp. 196-207, Feb. 1993.
4. S. Devadas, K. Keutzer, and S. Malik, "Computation of Floating Mode Delay in Combinational Circuits: Theory and Algorithms," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 12, pp. 1913-1923, Dec. 1993.
5. J. L. Güntzel, A. C. M. Pinto, and R. Reis "A Timed Calculus for ATG-Based Timing Analysis of Circuits with Complex Gates," in Proc. IEEE Latin American Test Workshop, pp. 234-239,2001.
6. H. Kriplani, F Najm, and I. N. Hajj, "Pattern Independent Maximum Current Estimation in Power and Ground Buses of CMOS VLSI Circuits: Algorithms, Signal Correlations, and Their Resolution," IEEE Trans. on Computer-Aided Design, vol. 14, no. 8, pp. 998-1012, Aug. 1995.
7. Y.-M. Jiang, A. Krstic, and K.-T. Cheng, "Estimation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits," IEEE Trans. on Very Large Scale Integration Systems, vol. 8, no. 1, pp. 61-73, Feb. 2000.
8. Y.-M. Jiang, K.-T. Cheng, and A. Krstic, "Estimation of Maximum Power and Instantaneous Current Using a Genetic Algorithm," in Proc. of IEEE Custom Integrated Circuits Conference, pp. 135-138, 1997.
9. R. Kundu, and R. D. Blanton, "Timed Test Generation for Crosstalk Switch Failure in Domino CMOS Circuits," in Proc. of the IEEE VLSI Test Symposium, pp. 379-385,2002.
10. R. Kundu, and R. D. Blanton, "ATPG for Noise-Induced Switch Failures in Domino Logic," in Proc. of the 1CCAD, pp. 765-768, 2003.
11. P. C. McGeer, A. Saldanha, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni-Vicentelli, "Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions," in Proc. of the 1CCAD, pp. 180-183, 1991.
12. M. W. Moskewicz, C. F Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an efficient SAT solver." in Proc. of the DAC, pp. 530-535, 2001.
13. A. Nadel, "Backtrack Search Algorithms for Propositional Satisfiability: Review and Innovations," Master's Thesis, the Hebrew University of Jerusalem, 2002.
14. J. P. M. Silva, and K. A. Sakallah, "Efficient and Robust Test Generation-Based Timing Analysis," in Proc. of the International Symposium on Circuits and Systems, pp. 303-306, 1994.
15. J. P. M. Silva, and K. A. Sakallah, "GRASP: A Search Algorithm for Propositional Satisfiability," IEEE Trans. on Computers, vol. 48, no. 5, pp. 506-521, May 1999.
16. L. G. Silva, J. P. M. Silva, L. M. Silveira, and K. A. Sakallah, "Satisfiability Models and Algorithms for Circuit Delay Computation," ACM Trans. on Design Automation of Electronic Systems, vol. 7, no. 1, pp. 137-158, Jan. 2002.
17. H. Yalcin, and J. P. Hayes, "Hierarchical Timing Analysis Using Conditional Delays," in Proc. of the ICCAD, pp. 371-377, 1995.
18. H. Zhang, "SATO: An Efficient Propositional Prover," in Proc. of International Conference on Automated Deduction, pp. 272-275, 1997.