Optimization of cascode CMOS low noise amplifier using inter-stage matching network

2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003

Volumn , Issue , 2003, Pages 465-468

  Zhang, Cemin ^a   Huang, Daquan ^a   Lou, Dongwu ^a  

^a ZHEJIANG UNIVERSITY   (China)

Author keywords

Cascode structure; CMOS LNA; Gain; Matching network; Noise

Indexed keywords

AMPLIFIERS (ELECTRONIC); ANALOG CIRCUITS; ELECTRON DEVICES; SOLID STATE DEVICES;

CASCODE STRUCTURE; CMOS LNA; GAIN; MATCHING NETWORKS; NOISE;

LOW NOISE AMPLIFIERS;

EID: 46149114476     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EDSSC.2003.1283574     Document Type: Conference Paper

References (7)

1. T.H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge Univ. Press, 1998.
2. D.K. Shaeffer, et al, "A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier", Solid-State Circuits, IEEE Journal of , Volume: 32 Issue: 5 , May 1997 ,pp. 745-759.
3. J.C. Huang, et al, "A 2 V 2.4 GHz Fully Integrated CMOS LNA", Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, Volume: 4 , 6-9 May 2001, pp. 466-469 vol. 4.
4. Xiaomin Yang, et al, "Design of LNA at 2.4 GHz using 0.25 μm Technology", Silicon Monolithic I ntegrated Circuits in RF Systems, 2001. Digest of Papers. 2001 Topical Meeting on, 2001 pp. 12-17.
5. Wei Guo, et al, "The Noise and Linearity Optimization for a 1.9-GHz CMOS Low Noise Amplifier", ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on , 2002, pp. 253-257.
6. X. Li, et al, "A Novel Design Approach for GHz CMOS Low Noise Amplifiers", Radio and Wireless Conference, 1999. RAWCON 99. 1999 IEEE , 1999, pp. 285-288.
7. A.M. Niknejad, et al, "Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF ICs", Solid-State Circuits, IEEE Journal of, Volume: 33 Issue: 10, Oct 1998, pp. 1470-1481.