A linear-time approach for static timing analysis covering all process corners

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 217-224

  Onaissi, Sari ^a   Najm, Farid N ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; EIGENVALUES AND EIGENFUNCTIONS; ELECTRIC CURRENTS; INDUSTRIAL ENGINEERING; LEAD; MANGANESE COMPOUNDS; NETWORKS (CIRCUITS); PARAMETER ESTIMATION; STATIC ANALYSIS; STORM SEWERS; SYNTHETIC APERTURES; SYSTEMS ANALYSIS; TIME MEASUREMENT;

(ALGORITHMIC) COMPLEXITY; (E ,3E) PROCESS; CIRCUIT DELAYS; CIRCUIT TIMING; COMPUTER-AIDED DESIGN; CORNER ANALYSIS; EXPONENTIAL INCREASE; HIGH ACCURACY; INTERNATIONAL CONFERENCES; LINEAR DEPENDENCES; MANUFACTURING PROCESSES; PROCESS PARAMETERS; SINGLE PASS; STATIC TIMING ANALYSIS (STA); TIGHT BOUNDS; YIELD LOSSES;

TIMING CIRCUITS;

EID: 46149095291     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320139     Document Type: Conference Paper

References (10)

1. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula. Computation and refinement of statistical bounds on circuit delay. In Design Automation Conference, pages 348-353, June 2-6 2003.
2. K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif, and S. Vrudhula. Variational delay metrics for interconnect timing analysis. In DAC, pages 381-384, June 7-11 2004.
3. F. Brglez and H. Fujiwara. A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In IEEE International Symposium on Circuits and Systems (ISCAS-85), pages 663-698, June 1985.
4. H. Chang and S. Sapatnekar. Statistical timing alaysis considering spatial correlations using a single PERT-line traversal. In IEEE/ACM Int. Conf. on Computer-Aided Design (ICGAD), pages 621-625, November 9-13 2003.
5. A. Gattiker, S. Nassif, R. Dinakar, and C. Long. Timing yield estimation from static timing analysis. In Int'l Symp. on Quality Electronic Design, pages 437-442, March 2001.
6. K. R. Heloue and F. N. Najm. Statistical timing analysis with two-sided constraints. In Int. Conf. on Computer Aided Design (ICCAD), pages 829-863, November 2005.
7. J. A. G. Jess, K. Kalafala, W. R. Naidu, R. H. J. M. Otten, and C. Visweswariah. Statistical timing for parametric yield prediction of digital integrated circuits. In Design Automation Conference, pages 932-937, June 2-6 2003.
8. J. Quain, S. Pullela, and L. Pillage. Modeling the "effective capacitance" for the rc interconnect of cmos gates. IEEE Trans. on Computer-Aided Design, 13(12):1526-1535, 1994.
9. S. Sapatnekar. Timing. Kluwer Academic Publishers, Norwell, MA, 1st edition, 2004.
10. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Waler, and S. Narayan. First-order incremental block-based statistical timing analysis. In Design Automation Conference, pages 331-336, June 2004.