메뉴 건너뛰기




Volumn , Issue , 2006, Pages

Full wafer integration of NEMS on CMOS by nanostencil lithography

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRON DEVICES; LITHOGRAPHY; METALS; MONOLITHIC INTEGRATED CIRCUITS; NONMETALS; RESONANCE; SILICON; STANDARDS;

EID: 46049106792     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2006.346830     Document Type: Conference Paper
Times cited : (8)

References (10)
  • 7
    • 46049088233 scopus 로고    scopus 로고
    • Dry-etching for the correction of gap-induced blurring and improved pattern resolution in nanostencil lithography
    • unpublished
    • J. Arcamone et al. "Dry-etching for the correction of gap-induced blurring and improved pattern resolution in nanostencil lithography", unpublished.
    • Arcamone, J.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.