|
Volumn , Issue , 2006, Pages
|
Full wafer integration of NEMS on CMOS by nanostencil lithography
a b a c b d d d a
b
EPFL
(Switzerland)
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
ELECTRON DEVICES;
LITHOGRAPHY;
METALS;
MONOLITHIC INTEGRATED CIRCUITS;
NONMETALS;
RESONANCE;
SILICON;
STANDARDS;
CMOS CIRCUITS;
DC VOLTAGES;
METAL EVAPORATION;
MONOLITHICALLY INTEGRATED;
NANO-DEVICES;
NANOSTENCIL LITHOGRAPHY;
PATTERN TRANSFERRING;
POST-PROCESSING;
RESONANCE FREQUENCIES;
SACRIFICIAL LAYERS;
SILICON CANTILEVERS;
STANDARD CMOS;
WAFER-SCALE;
SILICON WAFERS;
|
EID: 46049106792
PISSN: 01631918
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/IEDM.2006.346830 Document Type: Conference Paper |
Times cited : (8)
|
References (10)
|