A very-front-end ADC for the electromagnetic calorimeter of the international linear collider

IEEE Transactions on Nuclear Science

Volumn 55, Issue 3, 2008, Pages 1587-1592

  Royer, Laurent ^a   Bohner, Gérard ^a   Bonnefoy, Roméo ^a   Cornat, Rémi ^a   Gay, Pascal ^a   Lecoq, Jacques ^a   Manen, Samuel ^a  

^a UNIVERSITÉ BLAISE PASCAL   (France)

Author keywords

ADC; Amplifier; CALICE; Calorimeter; CMOS integrated circuit; Comparator; Differential; ILC; Pipeline; Very front end electronics

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CALORIMETERS; CALORIMETRY; COLLIDING BEAM ACCELERATORS; EIGENVALUES AND EIGENFUNCTIONS; HIGH ENERGY PHYSICS; LINEAR ACCELERATORS; MAGNETIC MATERIALS; MULTICARRIER MODULATION; PIPELINES; POSITION MEASUREMENT; READOUT SYSTEMS; SUPERCONDUCTING MATERIALS; TEMPERATURE MEASURING INSTRUMENTS; VIBRATION ANALYSIS; VIBRATION MEASUREMENT;

(P ,P ,T) MEASUREMENTS; ANALOG TO DIGITAL CONVERTER (ADC); BUILDING BLOCKS; CMOS TECHNOLOGIES; DIFFERENTIAL NON-LINEARITY (DNL); ELECTROMAGNETIC CALORIMETER (ECAL); FRONT END ELECTRONICS (FEE); INTERNATIONAL LINEAR COLLIDER (ILC); PIPELINE ARCHITECTURES; READ-OUT ELECTRONICS; SAMPLING RATE (SR);

PARTICLE DETECTORS;

EID: 45849097651     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2008.920256     Document Type: Conference Paper

References (16)

1. Reference Design Report, International Linear Collider, ILC-RE-PORT-001, Aug. 2007, vol. 4.
2. L. Sumanen, M. Waltari, and K. A. I. Halonen, "A 10-bit 200-MS/s CMOS parallel pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 883-889, Jul. 2001.
3. K. Iizuka, H. Matsui, M. Ueda, and M. Daito, "A 14-bit digitally self-calibrated pipelined ADC with adaptative bias optimization for arbitrary speeds up to 40 MS/s," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 883-889, Apr. 2006.
4. D. Kurose, T. Ito, T. Ueno, T. Yamaji, and T. Itakura, "55-mW 200-MSPS 10-bit pipeline ADCs for wireless receivers," IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1589-1594, Jul. 2006.
5. R. Van de Plassche, Integrated Analog to Digital and Digital to Analog Converters. Norwell, MA: Kluwer, 1994.
6. T. Cho, "Low power, low voltage analog to digital conversion techniques using pipelined architectures," Ph.D. dissertation, Univ. California, Berkeley, 1995.
7. D. W. Cline, "Noise, speed and power trade-offs in pipelined analog to digital converters," Ph.D. dissertation, Univ. California, Berkeley, Nov. 1995.
8. H. Lee, A. N. Karanicolas, and K. L. Bacrania, "A 15-bit 1-Ms/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1207-1215, Dec. 1993.
9. A. M. Abo and P. R. Gray, "A 1.5 V, 10-bit, 14.3-Ms/s CMOS pipeline analog to digital converter," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
10. A. Hastings, The Art of Analog Layout. Englewood Cliffs, NJ: Prentice-Hall, 2001.
11. A. Gharbiya, Operational Amplifiers rail to Rail Input Stages Using Complementary Differential Pairs, Simon Fraser Univ., Tech. Rep., Nov. 2002.
12. M. F. Li, "A compact power-efficient 3 V CMOS rail-to-rail input/ output operational amplifier for VLSI cell libraries," IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1505-15014, Dec. 1994.
13. M. F. Li, "A low voltage CMOS OTA with rail to rail differential input range," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 47, no. 1, pp. 1-8, Jan. 2000.
14. M. Wang, "Constant gm rail to rail CMOS op-amp input stage with overlapped transition regions," IEEE J. Solid-State Circuits, vol. 34, no. 2, pp. 148-157, Feb. 1999.
15. A. Kaiser, Introduction to CMOS Analog Integrated Circuit Apr. 1999.
16. P. A. Crolla, "A fast latching current comparator for 12-bit A/D applications," IEEE J. Solid-State Circuits, vol. 17, no. 6, pp. 1088-1094, Dec. 1982.