Implementation of low-swing differential interface circuits for high-speed on-chip asynchronous interconnection

Science in China, Series F: Information Sciences

Volumn 51, Issue 7, 2008, Pages 975-984

  Qiao, Fei ^a   Yang, Huazhong ^a   Huang, Gang ^a   Wang, Hui ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Asynchronous circuit; Differential signaling; Interconnect; Low power circuit; Low swing interface; Tapered buffer

Indexed keywords

EID: 44949196966     PISSN: 10092757     EISSN: 18622836     Source Type: Journal    
DOI: 10.1007/s11432-008-0065-6     Document Type: Article

References (9)

1. Liu D, Svensson C. Power consumption estimation in CMOS VLSI chips. IEEE J Solid-State Circ, 1994, 29: 663-670
2. Colshan R, Jaroun B. A novel reduced swing CMOS BUS interface circuit for high speed low power VLSI systems. Proc. IEEE Int Symp Circ Syst, 1994, 4: 351-354
3. Burd T. Energy efficient processor system design. Ph.D. dissertation, Univ. Calif., Berkeley, 2001
4. Zhang H, George V, Rabaey J M. Low-swing on-chip signaling techniques: effectiveness and robustness. IEEE Trans VLSI Syst, 2000, 8: 264-272
5. Qiao F, Yang H Z, Wang H. Design of low power buffer using driver-array for on-chip IPs interconnection. In: IEEE Proceedings of ASICON'03. Beijing: Institute of Electrical and Electronics Engineering, Inc., 2003. 1218-1221
6. Rabaey J M. Digital Integrated Circuits: A Design Perspective. Upper Saddle River, NJ: Prentice-Hall International, Inc. 1998. 450-454
7. Foroudi N, Kwasniewski T A. CMOS high-speed dual-modulus frequency divider for RF frequency synthesis. IEEE J Solid-State Circ, 1995, 30: 93-100
8. Yang H Z, Qiao F, Huang G, et al. A low-swing differential interface circuit for high-speed on-chip asynchronous interconnection. China Patent: ZL 03124098.4, 2005.07.27
9. Benini L, Micheli G D. Powering networks on chips. Proc IEEE Int Symp Syst Synth, 2001, 9: 33-38