Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 640-645

  Long, Changbo ^a   Simonson, Lucanus J ^a   Liao, Weiping ^a   He, Lei ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Floorplanning; Interconnect; Performance; Piecewise linear; Pipeline

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; OPTIMIZATION; PROBLEM SOLVING;

FLOORPLANNING; INTERCONNECT PIPELINING; PIECEWISE-LINEAR FUNCTIONS;

MICROELECTROMECHANICAL DEVICES;

EID: 4444229177     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996742     Document Type: Conference Paper

References (15)

1. D. Matzke, "Will physical scalability sabotage performance gains?," Computer, vol. 30, pp. 37-39, 1997.
2. P. Cocchini, "Concurrent flip-flop and repeater insertion for high performance integrated circuits," inProceedings of the International Conference on Computer-Aided Design, pp. 268-273, Nov 2002.
3. W. Liao and L. He, "Full-chip interconnect power estimation and simulation considering concurrent repearter and flip-flop insertion," in ICCAD, pp. 574-580, 2003.
4. M. Rewienski and J. White, "A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices" IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 155-170, 2003.
5. S. Nussbaum and J. Smith, "Modeling superscalar processors via statistical simulation," inInternational Conference on Parallel Architectures and Compilation Techniques, pp. 15-24, 2001.
6. R. Wunderlich, T. Wenisch, B. Falsafi, and J. Hoe, "Smarts: Accelerating microarchitecture simulation via rigorous statistical sampling," inInternational Symposium on Computer Architecture, pp. 84-95, 2003.
7. C. Long, L. J. Simonson, W. Liao, and L. He, "Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects," tech. rep., UCLA EE Dept., http://eda.ee.ucla.edu/publications.html, 2004.
8. D. Burger and T. Austin, The simplescalar tool set version 2.0. University of Wisconsin-Madison, 1997.
9. N. Sherwani, Algorithms For VLSI Design Automation. Kluwer, 3rd ed., 1999.
10. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence pair, "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 1518-1524, 1996.
11. S. N. Adya and I. L. Markov, "Fixed-outline floorplanning through better local search," inProc. IEEE Int. Conf. on Computer Design, pp. 328-334, 2001.
12. S. Rajagopalan and V. Vazirani, "Primal-dual rnc approximation algorithms for (multi)-set (multi)-cover and covering integer programs," inFoundations of Computer Science, 1993. Proceedings., 34th Annual Symposium on, pp. 322-331, 1993.
13. D. S. Johnson, "Approximation algorithms for combinatorial problems," J. Comput. Sys. Sci., vol. 9, pp. 256-278.
14. L. Lovasz, "On the ratio of optimal integral and fractional covers," Discrete Math., vol. 13, pp. 383-390.
15. J. Cong, A. Jagannathan, G. Reinman, and M. Romesis, "Microarchitecture evaluation with physical planning," inProc. Design Automation Conf, pp. 32-35, 2003.