L-CBF: A low-power, fast counting bloom filter architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 6, 2008, Pages 628-638

  Safi, Elham ^a,b   Moshovos, Andreas ^a,b   Veneris, Andreas ^a,b  

^a IEEE

^b UNIVERSITY OF TORONTO   (Canada)

Author keywords

Computer architecture; Counting bloom filters; Implementation; Low power; Microprocessors

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; FEEDBACK;

COMPACT REPRESENTATION; COUNTING BLOOM FILTERS; LOW POWER;

MICROPROCESSOR CHIPS;

EID: 44249114339     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2000244     Document Type: Conference Paper

References (21)

1. A. Moshovos, "RegionScout: Exploiting coarse-grain sharing in snoop-coherence," in Proc. Ann. Int. Symp. Comput. Arch., Jun. 2005, pp. 234-245.
2. A. Moshovos, G. Memik, B. Falsafi, and A. Choudhary, "Jetty: Filtering snoops for reduced energy consumption in smp servers," in Proc. Ann. Int. Conf. High-Performance Comput. Arch., Feb. 2001, pp. 85-96.
3. S. Sethumadhavan, R. Desikan, D. Burger, C. R. Moore, and S. W. Keckler, "Scalable hardware memory disambiguation for high-ILP processors," IEEE Micro, vol. 24, no. 6, pp. 118-127, Nov. 2004.
4. J. K. Peir, S. C. Lai, S. L. Lu, J. Stark, and K. Lai, "Bloom filtering cache misses for accurate data speculation and prefetching," in Proc. Ann. Int. Conf. Supercomput., Jun. 2002, pp. 189-198.
5. M. R. Stan, "Synchronous up/down counter with clock period independent of counter size," in Proc. Ann. Symp. Comput. Arithmetic, Jul. 1997, pp. 274-281.
6. P. Alfke, "Efficient shift registers, LFSR counters, and long pseudo-random, sequence generators," Xilinx, San Jose, CA, Appl. Note 052, Jul. 1996.
7. P. H. Bardell, W. H. McAnney, and J. Savir, Built-in test for VLSI: Pseudorandom techniques. New York: Wiley, 1987.
8. M. R. Stan, A. F. Tenca, and M. D. Ercegovac, "Long and fast up/down counters," IEEE Trans. Comput., vol. 47, no. 7, pp. 722-735, Jul. 1998.
9. B. S. Amrutur and M. A. Horowitz, "Fast low-power decoders for RAMs," IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1506-1515, Oct. 2001.
10. B. S. Amrutur, "Design and analysis of fast low power SRAMs," Ph.D. dissertation, Elect. Eng. Dept., Stanford Univ., Stanford, CA, 1999.
11. B. S. Amrutur and M. A. Horowitz, "Speed and power scaling of SRAM's," IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 175-185, Feb. 2000.
12. M. Margala, "Low-power SRAM circuit design," in Proc. IEEE Work-shop Memory Technol., Design Test., Aug. 1999, pp. 115-122.
13. D. Burger and T. Austin, The Simplescalar Tool Set v2.0 Comput. Sci. Dept., Univ. Wisconsin-Madison, Madison, Tech. Rep. UW-CS-97-1342, 1997.
14. H. E. W. Neil and D. Harris, Principles of CMOS VLSI Design, 3rd ed. Reading, MA: Addison Wesley, 2004.
15. D. A. Hodges, H. G. Jackson, and R. A. Saleh, Analysis and Design of Digital Integrated Circuits, 3rd ed. New York: McGraw-Hill, 2004.
16. M. Mamidipaka, K. Khouri, N. Dutt, and M. Abadir, "Analytical models for leakage power estimation of memory array structures," in Proc. Int. Conf. Hardw./Softw. Co-Design Syst. Synth., Sep. 2004, pp. 146-151.
17. Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan, "Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects," Univ. Virginia, Charlottesville, Tech. Rep. CS-2003-05, 2003.
18. X. N. Chen, and L. S. Peh, "Leakage power modeling and optimization of interconnection network," in Proc. Int. Symp. Low Power Electron. Des., Aug. 2003, pp. 90-95.
19. S. Wilton and N. Jouppi, "An enhanced access and cycle time model for on-chip caches," 1994.
20. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural level power analysis and optimizations," in Proc. Ann. Int. Symp. Comput. Arch., Jun. 2000, pp. 83-94.
21. E. Safi, A. Moshovos, and A. Veneris, "L-CBF: A fast, low-power counting bloom filter architecture," in Proc. Ann. Int. Symp. Low Power Electron. Des., Oct. 2006, pp. 250-255.