L-CBF: A low-power, fast counting bloom filter architecture

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2006, Issue , 2006, Pages 250-255

  Safi, Elham ^a   Moshovos, Andreas ^a   Veneris, Andreas ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Counting bloom filters; Delay; Energy per operation; Processors

Indexed keywords

COUNTING BLOOM FILTERS; ENERGY PER OPERATION;

BENCHMARKING; DELAY CIRCUITS; FEEDBACK; FILE ORGANIZATION; STATIC RANDOM ACCESS STORAGE;

DIGITAL FILTERS;

EID: 34247272418     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1165573.1165634     Document Type: Conference Paper

References (12)

1. P. Alfke, "Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators", Xilinx, Application Note 052, Jul. 1996.
2. B. S. Amrutur and M. A. Horowitz, "Fast Low-Power Decoders for RAMs", IEEE Journal of Solid-State Circuits, 36(10):1506-1515, Oct. 2001.
3. B. S. Amrutur, "Design and Analysis of Fast Low Power SRAMs", Ph.D. dissertation, Electrical Engineering Department, Stanford University, 1999.
4. B. S. Amrutur and M. A. Horowitz, "Speed and Power Scaling of SRAM's", IEEE Journal of Solid-State Circuits, 35(2):175-185, Feb. 2000.
5. P. H. Bardell, W. H. McAnney, and J. Savir, "Built-In Test for VLSI: Pseudorandom Techniques", John Wiley & Sons, Inc., 1987.
6. D. Burger and T. Austin. "The Simplescalar Tool Set v2.0", Technical Report UW-CS-97-1342, Computer Sciences Department, University of Wisconsin-Madison, Jun. 1997.
7. M. Margala, "Low-power SRAM Circuit Design", In Proc. of IEEE Workshop on Memory Technology, Design and Testing, 115-122, Aug. 1999.
8. A. Moshovos, "RegionScout: Exploiting Coarse-Grain Sharing in Snoop-Coherence", In Proc. Annual International Symposium on Computer Architecture, Jun. 2005.
9. A. Moshovos, G. Memik, B. Falsafi, and A. Choudhary, "Jetty: Filtering Snoops for Reduced Energy Consumption in SMP Servers", In Proc. of the Annual International Conference on High-Performance Computer Architecture, 85-96, Feb. 2001.
10. S. Sethumadhavan, R. Desikan, D. Burger, C.R. Moore, S.W. Keckler, "Scalable Hardware Memory Disambiguation for High-ILP Processors", IEEE Micro, 24(6): 118-127, Nov. 2004.
11. M. R Stan, "Synchronous Up/Down Counter with Clock Period Independent of Counter Size", In Proc. IEEE Symposium on Computer Arithmetic, 274-281, Jul. 1997.
12. J. K. Peir, S.C. Lai, S.L. Lu, J. Stark, and K. Lai, "Bloom Filtering Cache Misses for Accurate Data Speculation and Prefetching", In Proc. Annual International Conference on Supercomputing, Jun. 2002.