Power saving in regular interconnection networks built with high-degree switches

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages

  Alonso, Marina ^a   Martínez, Juan Miguel ^a   Santonja, Vicente ^a   López, Pedro ^a   Duato, José ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE ROUTING ALGORITHMS; HIGH-DEGREE SWITCHES; LINK TRUNKING; NETWORK THROUGHPUT;

ALGORITHMS; COMPUTER SIMULATION; COMPUTER SYSTEMS; CONGESTION CONTROL (COMMUNICATION); ELECTRIC CONNECTORS; ELECTRIC POWER UTILIZATION; INTERCONNECTION NETWORKS; PERSONAL COMPUTERS; ROUTERS; TELECOMMUNICATION TRAFFIC;

ELECTRIC SWITCHES;

EID: 33746292117     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.349     Document Type: Conference Paper

References (18)

1. Advanced Switching Interconnect SIG home page. http://www.asi-sig.org/home.
2. Brocade home page. http://www.brocade.com.
3. IEEE P802.3ad Link Aggregation Task Force home page. http://www.ieee802.org/3/ad/.
4. Mellanox home page. http://www.mellanox.com.
5. Myricom Inc. home page. http://www.myricom.com.
6. Quadrics home page. http://www.quadrics.com.
7. M. Alonso, J.-M. Martínez, V. Santonja, and P. López. Reducing Power Con sumption in Interconnection Networks by Dynamically Adjusting Link Width. In Lecture Notes in Computer Science, volume 3149, pages 882-890, Springer-Verlag, 2004.
8. N. J. Boden, D. Cohen, R. E. Felderman, A. E. Kulawick, C. L. Seitz, J. N. Seizovic, and W.-K. Su. Myrinet: A Gigabit-per-Second Local Area Network. IEEE Micro, 15(1):29-36, January 1995.
9. D. Cassiday. Infi niband architecture tutorial. Hot Chips 12 Tutorial, August 2000.
10. X. Chen, L.-S. Peh, G.-Y. Wei, Y.-K. Huang, and P. Prucnal. Exploring the Design Space of Power-Aware Opto-Electronic Network Systems. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture, San Francisco, CA, February 2005.
11. J. Duato. A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks. IEEE Transactions on Parallel and Distributed Systems, 4(12):1320-1331, December 1993.
12. J. Duato and P. López. Performance Evaluation of Adaptive Routing Algorithms for k-ary n-cubes. In K. Bolding and L. Snyder, editors, Parallel Computer Routing and Communication Workshop, volume 853 of LNCS, pages 45-59, Seattle, Washington, USA, May 1994.
13. T. Karagiannis and M. Faloutsos. SELFIS: A Tool For Self-Similarity and Long-Range Dependence Analysis. In 1st Workshop on Fractals and Self-Similarity in Data Mining: Issues and Approaches, Edmonton, Canada, July 2002.
14. J. Kim and M. A. Horowitz. Adaptive Supply Serial Links with sub-IV Operation and Per-pin Clock Recovery. IEEE Journal of Solid State Circuits, pages 1403-1413, November 2002.
15. F. Petrini, W. chun Feng, A. Hoisie, S. Coll, and E. Frachtenberg. The Quadrics Network: High Performance Clustering Technology. IEEE Micro, 22(1):46-57, January-February 2002.
16. L. Shang, L.-S. Peh, and N. K. Jha. Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks. In Proceedings of the 9th International Symposium on High-Performance Computer Architecture (HPCA), Anaheim, CA, January 2003.
17. V. Soteriou and L.-S. Peh. Dynamic Power Management for Power Optimization of Interconnection Networks Using On/Off Links. In Hot Interconnects 11, Stanford University, Palo Alto CA, August 2003.
18. H.-S. Wang, L.-S. Peh, and S. Malik. A Power Model for Routers: Modeling Alpha 21364 and Infi niband Routers. IEEE Micro, pages 26-34, January-February 2003.