|
Volumn , Issue , 2006, Pages 285-288
|
3-D topologies for Networks-on-Chip
a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
COMMUNICATION CHANNELS (INFORMATION THEORY);
ELECTRIC NETWORK TOPOLOGY;
THREE DIMENSIONAL COMPUTER GRAPHICS;
NETWORKS-ON-CHIP (NOC);
ZERO-LOAD LATENCY;
MICROPROCESSOR CHIPS;
|
EID: 43749118934
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/SOCC.2006.283899 Document Type: Conference Paper |
Times cited : (45)
|
References (10)
|