-
1
-
-
12144285893
-
Self-aligned n-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric and tungsten gate
-
Mar
-
H. Shang, K. L. Lee, P. Kozlowski, C. D'Emic, I. Babich, E. Sikoski, M. Ieong, H.-S. P. Wong, K. Guarini, and W. Haensch, "Self-aligned n-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric and tungsten gate," IEEE Electron Device Lett., vol. 25, no. 3, pp. 135-137, Mar. 2004.
-
(2004)
IEEE Electron Device Lett
, vol.25
, Issue.3
, pp. 135-137
-
-
Shang, H.1
Lee, K.L.2
Kozlowski, P.3
D'Emic, C.4
Babich, I.5
Sikoski, E.6
Ieong, M.7
Wong, H.-S.P.8
Guarini, K.9
Haensch, W.10
-
2
-
-
3142703166
-
Zirconia grown by ultraviolet ozone oxidation on germanium(100) substrates
-
Jul
-
D. Chi, C. O. Chui, K. C. Saraswat, B. B. Triplett, and P. C. McIntyre, "Zirconia grown by ultraviolet ozone oxidation on germanium(100) substrates," J. Appl. Phys., vol. 96, no. 1, pp. 813-819, Jul. 2004.
-
(2004)
J. Appl. Phys
, vol.96
, Issue.1
, pp. 813-819
-
-
Chi, D.1
Chui, C.O.2
Saraswat, K.C.3
Triplett, B.B.4
McIntyre, P.C.5
-
3
-
-
1242265241
-
2 high-κ dielectrics grown by room temperature ultraviolet ozone oxidation
-
Jan
-
2 high-κ dielectrics grown by room temperature ultraviolet ozone oxidation," Appl. Phys. Lett., vol. 84, no. 3, pp. 389-391, Jan. 2004.
-
(2004)
Appl. Phys. Lett
, vol.84
, Issue.3
, pp. 389-391
-
-
Ramanathan, S.1
McIntyre, P.C.2
Guha, S.3
Gusev, E.4
-
4
-
-
19044372579
-
Fabrication of high-quality p-MOSFET in Ge grown heteroepitaxially on Si
-
May
-
A. Nayfeh, C. O. Chui. T. Yonehara, and K. C. Saraswat, "Fabrication of high-quality p-MOSFET in Ge grown heteroepitaxially on Si," IEEE Electron Device Lett., vol. 26, no. 5, pp. 311-313, May 2005.
-
(2005)
IEEE Electron Device Lett
, vol.26
, Issue.5
, pp. 311-313
-
-
Nayfeh, A.1
Chui, C.O.2
Yonehara, T.3
Saraswat, K.C.4
-
5
-
-
4143053681
-
Advanced germanium MOSFET technologies with high-K gate dielectrics and shallow junctions
-
C. O. Chui and K. C. Saraswat, "Advanced germanium MOSFET technologies with high-K gate dielectrics and shallow junctions," in Proc. IEEE ICICDT Tech. Dig., 2004, pp. 245-252.
-
(2004)
Proc. IEEE ICICDT Tech. Dig
, pp. 245-252
-
-
Chui, C.O.1
Saraswat, K.C.2
-
6
-
-
4043167591
-
Germanium-on-insulator substrates by wafer bonding
-
Aug
-
C. J. Tracy, P. Fejes, N. D. Theodore, P. Maniar, E. Johnson, A. J. Lamm, A. M. Paler, I. J. Malik, and P. Ong, "Germanium-on-insulator substrates by wafer bonding," J. Electron. Mater., vol. 33, no. 8, pp. 886-892, Aug. 2004.
-
(2004)
J. Electron. Mater
, vol.33
, Issue.8
, pp. 886-892
-
-
Tracy, C.J.1
Fejes, P.2
Theodore, N.D.3
Maniar, P.4
Johnson, E.5
Lamm, A.J.6
Paler, A.M.7
Malik, I.J.8
Ong, P.9
-
7
-
-
84988774509
-
Fast turn characterization of SIMOX wafer
-
S. T. Liu, P. S. Fechner, and R. L. Roisen, "Fast turn characterization of SIMOX wafer," in Proc. IEEE SOS/SOI Tech. Conf., 1990, pp. 61-62.
-
(1990)
Proc. IEEE SOS/SOI Tech. Conf
, pp. 61-62
-
-
Liu, S.T.1
Fechner, P.S.2
Roisen, R.L.3
-
8
-
-
0030563524
-
-
A. M. Ionescu, S. Cristoloveanu, S. R. Wilson, A. Rusu, A. Chovet, and H. Seghir, Improved characterization of fully-depleted SOI wafers by pseudo-MOS transistor, Nucl. Instrum. Methods Phys. Res. B, Beam Interact. Mater. At., 112, no. 1, pp. 228-232, May 1996.
-
A. M. Ionescu, S. Cristoloveanu, S. R. Wilson, A. Rusu, A. Chovet, and H. Seghir, "Improved characterization of fully-depleted SOI wafers by pseudo-MOS transistor," Nucl. Instrum. Methods Phys. Res. B, Beam Interact. Mater. At., vol. 112, no. 1, pp. 228-232, May 1996.
-
-
-
-
9
-
-
0012022887
-
A review of the pseudo-MOS transistor in SOI wafers: Operation, parameter extraction, and applications
-
May
-
S. Cristoloveanu, D. Munteanu, and M. Liu, "A review of the pseudo-MOS transistor in SOI wafers: Operation, parameter extraction, and applications," IEEE Trans. Electron Device, vol. 47, no. 5, pp. 1018-1027, May 2000.
-
(2000)
IEEE Trans. Electron Device
, vol.47
, Issue.5
, pp. 1018-1027
-
-
Cristoloveanu, S.1
Munteanu, D.2
Liu, M.3
-
10
-
-
0035309186
-
A novel in-situ SOI characterization technique: The intrinsic point-probe MOSFET
-
Apr
-
A. M. Ionescu and D. Munteanu, "A novel in-situ SOI characterization technique: The intrinsic point-probe MOSFET," IEEE Electron Device Lett., vol. 22, no. 4, pp. 166-169, Apr. 2001.
-
(2001)
IEEE Electron Device Lett
, vol.22
, Issue.4
, pp. 166-169
-
-
Ionescu, A.M.1
Munteanu, D.2
-
11
-
-
43749116314
-
-
S. M. Sze, Ed. New York: McGraw-Hill
-
J. C. C. Tsai, VLSI Technology, S. M. Sze, Ed. New York: McGraw-Hill, 1983, p. 185.
-
(1983)
VLSI Technology
, pp. 185
-
-
Tsai, J.C.C.1
-
12
-
-
0023998758
-
New method for the extraction of MOSFET parameters
-
Apr
-
G. Ghibaudo, "New method for the extraction of MOSFET parameters," Electron. Lett., vol. 24, no. 9, pp. 543-545, Apr. 1998.
-
(1998)
Electron. Lett
, vol.24
, Issue.9
, pp. 543-545
-
-
Ghibaudo, G.1
-
13
-
-
84988749231
-
A detailed investigation of the pseudo-MOS transistor for in situ characterization of SOI wafers
-
T. Ouisse, P. Morfouli, O. Faynot, H. Seghir, J. Margail, and S. Cristoloveanu, "A detailed investigation of the pseudo-MOS transistor for in situ characterization of SOI wafers," in Proc. IEEE Int. SOI Conf., 1992, pp. 30-31.
-
(1992)
Proc. IEEE Int. SOI Conf
, pp. 30-31
-
-
Ouisse, T.1
Morfouli, P.2
Faynot, O.3
Seghir, H.4
Margail, J.5
Cristoloveanu, S.6
-
14
-
-
0000821049
-
Drift mobilities in semiconductors. II. Silicon
-
Mar
-
M. B. Prince, "Drift mobilities in semiconductors. II. Silicon," Phys. Rev., vol. 93, no. 6, pp. 1204-1206, Mar. 1954.
-
(1954)
Phys. Rev
, vol.93
, Issue.6
, pp. 1204-1206
-
-
Prince, M.B.1
|