In-situ, real-time detector for faults in solder joint networks belonging to operational, fully programmed field programmabmle gate arrays (FPGAS)

AUTOTESTCON (Proceedings)

Volumn , Issue , 2006, Pages 237-243

  Hofmeister, James P ^a   Lall, Pradeep ^b   Walter, Thomas ^b   Graves, Russell ^a  

^a Ridgetop Group   (United States)

^b AUBURN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUILT-IN SELF TEST; CAPACITORS; FAULT DETECTION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); SOLDERED JOINTS;

RESISTANCE FAULTS; SOLDER-JOINT BUILT-IN SELF-TEST (SJ BIST);

REAL TIME SYSTEMS;

EID: 43549097875     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AUTEST.2006.283644     Document Type: Conference Paper

References (17)

1. Accelerated Reliability Task IPC-SM-785, SMT Force Group Standard, Product Reliability Committee of the IPC, Published by Analysis Tech., Inc., 2005, www.analysistech.com/event-tech-IPC-SM-785.
2. P. Lall, M.N. Islam, N. Singh, J.C. Suhling and R. Darveaux, "Model for BGA and CSP Reliability in Automotive Underhood Applications," IEEE Trans. Comp. and Pack. Tech., Vol. 27, No. 3, Sep. 2004, pp. 585-593.
3. R. Gannamani, V. Valluri, Sidharth and M-L Zhang, "Reliability evaluation of chip scale packages," Advanced Micro Devices, Sunnyvale, CA, in Daisy Chain Samples, Application Note, Spansion, July 2003, pp. 4-9.
4. Sony Semiconductor Quality and Reliability Handbook, Revised May 2001, http://www.sony.net/products/SC-HP/tec/catalog, Vol. 2, pp. 66-67, Vol. 4, pp. 120-129.
5. Use Condition Based Reliability Evaluation: An Example Applied to Ball Grid Array (BGA) Packages, SEMATECH Technology Transfer #99083813A-XFR, International SEMATECH, 1999, pg. 6.
6. Comparison of Ball Grid Array (BGA) Component and Assembly Level Qualification Tests and Failure Modes, SEMATECH Technology Transfer #00053957A-XFR, International SEMATECH, May 31, 2000, pp. 1-4.
7. R. Roergren, P-E. Teghall and P. Carlsson, "Reliability of BGA Packages in an Automotive Environment," IVF-The Swedish Institute of Production Engineering Research, Argongatan 30, SE-431 53 Moelndal, Sweden, http://www.ivf.se, accessed Dec. 25, 2005.
8. D.E. Hodges Popp, A. Mawer and G. Presas, "Flip chip PBGA solder joint reliability: power cycling versus thermal cycling," Motorola Semiconductor Products Sector, Austin, TX, Dec. 19, 2005.
9. The Reliability Report, XILINX, xgoogle.xilinx.com, Sep. 1, 2003, pp. 225-229.
10. th ECTC, Washington, D.C., May 1-4, 1994, pp. 487-497.
11. th IEEE Electronic Components and Technology Conference, San Diego, California, pp. 85-94, May 30-June 2, 2006.
12. th IEEE Electronic Components and Technology Conference, San Diego, California, pp.718-727, May 30-June 2, 2006.
13. P. Lall, N. Islam and J. Suhling, "Leading Indicators of Failure for Prognostication of Leaded and Lead-Free Electronics in Harsh Environments," Proceedings of the ASME InterPACK Conference, San Francisco, CA, Paper IPACK2005-73426, pp. 1-9, July 17-22, 2005.
14. P. Lall, M.N. Islam, K. Rahim and J. Suhling, "Prognostics and Health Management of Electronic Packaging," Accepted for Publication in IEEE Transactions on Components and Packaging Technologies, Paper Available in Digital Format on IEEE Explore, pp. 1-12, March 2005.
15. P. Lall, "Challenges in Accelerated Life Testing," Inter Society Conf., Thermal Phenomena, 2004, pg. 727.
16. FPGA I/O Buffer shown was taken from documentation for an Altera FPGA development kit, May, 2006.
17. XILINX Fine-Pitch BGA (FG1156/FGG1156) Package, PK039 (v1.2), June 25, 2004.