A new multi-ramp driver model with RLC interconnect load

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2004, Pages

  Vakati, Lakshmi K ^a   Wang, Janet ^a  

^a UNIVERSITY OF ARIZONA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTERCONNECT LOADS; MULTI-RAMP DRIVER MODELS; PROPAGATION DELAY; SLEW RATES;

CAPACITANCE; COMPUTATIONAL METHODS; COMPUTER SIMULATION; INDUCTANCE; SIGNAL THEORY; WAVEFORM ANALYSIS;

OPTICAL INTERCONNECTS;

EID: 4344679402     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. Kanak Agarwal, Dennis Sylvester, and David Blaauw, "An effective capacitance based driver output model for on-chip RLC interconnects," Design Automation Conference, 2003, pp. 376-381
2. R. Arunachalam, F. Dartu, and L.T. Pileggi, "CMOS gate delay models for general RLC loading," Int. Conf Computer Design, 1997, pp. 224-229
3. A. Deutsch et al., "When are transmission line effects important for on-chip interconnections?" IEEE Trans. on Microwave Theory and Techniques, 45, (Oct. 1997), 1836-1846.
4. S. Lin and E. S. Kuh, "Pade approximation applied to lossy transmission line circuit simulation," Int Symp. Circuits and Systems, 1992, pp. 93-96.
5. S. Lin, N. Chang, and O.S. Nakagawa, "Quick on-chip self and mutual inductance screen," Int. Symp . Quality Electronic Design, 2000, pp. 513-520.
6. C.V. Kashyap and B.L. Krauter, "A realizable driving point model for on-chip interconnect with inductance," Design Automation Conference, 2000, pp. 190-195.
7. B. Krauter, S. Mehrotra, and V. Chandramouli, "Including inductive effects in interconnect timing analysis," Custom Integrated Circuits Conference, 1999, pp. 445-452.
8. Y. Ismail, E. Friedman, and J. Neves, "Performance criteria for evaluating the importance of on-chip inductance," Int Symp. Circuits and Systems, 1998, pp. 244-247.
9. J. Qian, S. Pullela, and L.T. Pillage, "Modeling the effective capacitance for the RC interconnect of CMOS gates," IEEE Trans. CAD, 13, (Dec 1994), pp. 1526-1535.
10. P.R. O'Brien and T.L. Savarino, "Modeling the driving point characteristic of resistive interconnect for accurate delay estimation," Int. Conf. Computer Aided Design, 1989, pp. 512-515.
11. F. Dartu, N. Menezes, and L.T. Pileggi, "Performance computation for pre-characterized CMOS gates with RC loads," IEEE Trans. CAD, 15, (May 1996), pp. 544-553.
12. L.T. Pillage and R. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. CAD, 9, (April 1990), pp. 352-366.