An efficient algorithm for transient and distortion analysis of mildly nonlinear analog circuits

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2004, Pages

  Yang, Junjie ^a   Tan, Sheldon X D ^a  

^a University of California Riverside   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; DATA REDUCTION; DIFFERENTIAL EQUATIONS; HARMONIC ANALYSIS; LAPLACE TRANSFORMS; POLYNOMIALS; PROBLEM SOLVING;

LINEAR MULTISTEP FORMULAS (LMS); NONLINEAR CIRCUITS; RADIO FREQUENCIES; VOLTERRA CIRCUITS;

NONLINEAR NETWORKS;

EID: 4344671867     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. J. Vlach and K. Singhal, Computer Methods for Circuit Analysis and Design. New York, NY: Van Nostrand Reinhold, 1995.
2. K. S. Kundert, J. K. White, and A. Sangiovanni-Vmcentelli, Steady-State Methods for Simulating Analog and Microwave Circuits. Kluwer Academic Publishers, 1990.
3. P. Wambacq and W. Sansen, Distortion Analysis of Analog Integrated Circuits. Kluwer Academic Publishers, 1998.
4. M. Schetzen, The Volterra and Wiener Theory of Nonlinear Systems. New York: Wiley, 1981.
5. P. Li and L. Pileggi, "Nonlinear distortion analysis via linear-centric models," in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), pp. 897-903, 2003.
6. F. Yuan and A. Opal, "An efficient transient analysis algorithm for mildly nonlinear circuits," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 6, pp. 662-673, 2002.
7. C.-J. Shi and X.-D. Tan, "Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, pp. 813-827, April 2001.
8. S. X.-D. Tan, "A general s-domain hierarchical network reduction algorithm," in Proc. Int. Conf. on Computer Aided Design (ICCAD), pp. 650-657, 2003.
9. C.-J. Shi and X.-D. Tan, "Canonical symbolic analysis of large analog circuits with determinant decision diagrams," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, pp. 1-18, Jan. 2000.
10. S. X.-D. Tan and J. Yang, "Hurwitz stable model reduction for non-tree structured RLCK circuits," in IEEE Int. System-on-Chip Conf. (SOC), pp. 239-242, 2003.