Teaching asynchronous design in digital integrated circuits

IEEE Transactions on Education

Volumn 47, Issue 3, 2004, Pages 397-404

  Yuan, Jiann S ^a   Kuang, Weidong ^a  

^a UNIVERSITY OF CENTRAL FLORIDA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; CURRICULA; DIGITAL ARITHMETIC; DIGITAL INTEGRATED CIRCUITS; ELECTRICAL ENGINEERING; LOGIC DESIGN; LOGIC GATES; MULTIPLYING CIRCUITS; TEACHING;

ASYNCHRONOUS DIGITAL CIRCUIT; NULL CONVENTION LOGIC; THRESHOLD GATES;

ENGINEERING EDUCATION;

EID: 4344616097     PISSN: 00189359     EISSN: None     Source Type: Journal    
DOI: 10.1109/TE.2004.825923     Document Type: Article

References (11)

1. S. B. Furber, J. D. Garside, P. Riocreux, S. Temple, P. Day, J. Liu, and N. C. Paver, "AMULET2e: An asynchronous embedded controller," Proc. IEEE, vol. 87, pp. 243-256, Feb. 1999.
2. A. J. Martin, A. Lines, R. Manohar, M. Nystroem, P. Penzes, R. Southworth, and U. Cummings, "The design of an asynchronous MIPS R3000 microprocessor," in Adv. Res. VLSI, Sept. 1997, pp. 164-181.
3. H. Van Gageldonk, D. Baumann, K. Van Berkel, D. Gloor, A. Peeters, and G. Stegmann, "An asynchronous low-power 80c51 microcontroller," in Proc. Int. Symp. Advanced Research Asynchronous Circuits Systems, 1998, pp. 96-107.
4. K. V. Berkel, R. Burgess, J. Kessels, A. Peetrs, M. Roncken, and F. Schalij, "A fully-asynchronous low-power error corrector for the DCC player," in IEEE Int. Solid-State Circuits Conf., Feb. 1994, pp. 88-89.
5. S. Hauck, "Asynchronous design methodologies: An overview," Proc. IEEE, vol. 83, pp. 69-93, Jan. 1995.
6. K. M. Fant and S. A. Brandt, "NULL Convention Logic: A complete and consistent logic for asynchronous digit circuit synthesis," in Int. Conf. Application Specific Systems, Architectures, Processors, 1996, pp. 261-273.
7. I. E. Sutherland and J. Ebergen, "Computers without clocks," Sci. Amer., pp. 62-69, Aug. 2002.
8. M. Renaudin and B. El Hassan, "The design of fast asynchronous adder structures and their implementation using DCVS logic," in 1994 IEEE Int. Symp. Circuits Systems, 1994, pp. 291-294.
9. C. L. Seitz, "System timing," in Introduction to VLSI Systems: Addison-Wesley, 1980, pp. 218-262.
10. K. van Berkel, "Beware the isochronic fork," Integr. VLSI J., vol. 13, no. 2, pp. 103-128, June 1992.
11. G.E. Sobelman and K. M. Fant, "CMOS circuit design of threshold gates with hysteresis," in Proc. 1998 IEEE Int. Symp. Circuits Systems, 1998, pp. 61-64.