Integer-pixel motion estimation H.264/AVC accelerator architecture with optimal memory management

Microprocessors and Microsystems

Volumn 32, Issue 2, 2008, Pages 68-78

  Campos, Armando Mora ^a   Merelo, Francisco J Ballester ^b   Peiró, Marcos A Martínez ^b   Esteve, José A Canals ^b  

^a INSTITUTO TECNOLÓGICO DE QUERÉTARO   (Mexico)

^b UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Image processing; Memory management; Motion estimation; Video coding

Indexed keywords

DIGITAL IMAGE STORAGE; IMAGE CODING; INTEGER PROGRAMMING; MOTION ESTIMATION; OPTIMAL CONTROL SYSTEMS; PIXELS;

ACCELERATOR ARCHITECTURE; DISTORTION COST OPTIMIZERS; INTEGER PIXEL MOTION ESTIMATION; MEMORY MANAGEMENT;

ACCELERATION CONTROL;

EID: 43249093693     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2007.06.002     Document Type: Article

References (13)

1. ITU-T Video Coding Experts Group (VCEG), ISO/IEC Moving Picture Experts Group (MPEG), ITU-T Rec. H.264/AVC {divides} ISO/IEC International Standard ISO/IEC 14496-10 Video Coding for Generic Audiovisual Services, Version 4, March 2005.
2. Luthra A., Sullivan G.J., and Wiegand T. Introduction to the special issue on the H.264/AVC video coding standard. IEEE Trans. Circuits Syst. Video Technol. 13 7 (2003) 557-559
3. H.264 Reference Software Version JM10.1. Available from: , May 2004.
4. Kuhn P. Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation. first ed. (1999), Kluwer Academic, Dordrecht, The Netherlands (pp. 17-60, 119-125, 136-141, 161-162)
5. Richardson I.E.G. H.264 and MPEG-4 Video Compression (2003), Wiley, Chichester
6. Wiegand T., Schwarz H., Joch A., Kossentini F., and Sullivan G.J. Rate-constrained coder control and comparison of video coding standards. IEEE Trans. Circuits Syst. Video Technol. 13 7 (2003) 688-703
7. Chen C.Y., Chien S.Y., Huang Y.W., Chen T.C., Wang T.C., and Chen L.G. Analysis and architecture design of variable block-size motion estimation for H.264/AVC. IEEE Trans. Circuits Syst. 53 2 (2006) 578-593
8. Y.W. Huang, T.C. Wang, B.Y. Hsieh, L.G. Chen, Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264, IEEE Int. Symp. Circuits Syst. 2 (2003) 796-799.
9. De Vos L., and Stegherr M. Parameterizable VLSI architectures for the full-search block-matching algorithm. IEEE Trans. Circuits Syst. 36 10 (1989) 1309-1316
10. Komarek T., and Pirsch P. Array architectures for block matching algorithms. IEEE Trans. Circuits Syst. 36 (1989) 1301-1308
11. Roma N., and Sousa L. Efficient and configurable full-search block-matching processors. IEEE Trans. Circuits Systems Video Technol. 12 12 (2002) 1160-1167
12. L. Zhang, W. Gao, Improved FFSBM algorithm and its VLSI architecture for variable block size motion estimation of H.264, IEEE Int. Symp. Intell. Signal Process. Commun. Syst. (2005) 445-448.
13. T.C. Chen, Y.W. Huang, L.G. Chen, Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture, IEEE Int. Symp. Circuits Syst. 2 (2004) 273-276.