Accelerating scientific applications with the SRC-6 reconfigurable computer: Methodologies and analysis

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages

  Smith, Melissa C ^a   Vetter, Jeffery S ^a   Liang, Xuejun ^b  

^a OAK RIDGE NATIONAL LABORATORY   (United States)

^b Jackson State University   (United States)

Author keywords

Performance Analysis; Reconfigurable Computing; Scientific Applications

Indexed keywords

PERFORMANCE ANALYSIS; RECONFIGURABLE COMPUTING; SCIENTIFIC APPLICATIONS; SRC COMPUTERS;

COMPUTATION THEORY; COMPUTER HARDWARE; COMPUTER SOFTWARE; FIELD PROGRAMMABLE GATE ARRAYS; NATURAL SCIENCES COMPUTING;

SECURITY SYSTEMS;

EID: 33746273833     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.75     Document Type: Conference Paper

References (22)

1. SRC-6 FORTRAN Programming Environment Guide, SRC Computers, Inc. 2004.
2. SRC Computers, Inc., http://www.srccomp.com/, 2004.
3. Xilinx, Inc., Virtex-II Platform FPGAs: Complete Data Sheet, June 2004.
4. D.L. Williamson, J.B. Drake et al. "A Standard Test Set for Numerical Approximations to the Shallow Water Equations in Spherical Geometry," Journal of Computational Physics, 192:211-24, 1992.
5. PSTSWM (Parallel Spectral Transform Shallow Water Model), http://www.csm.ornl.gov/shammp/pstswm.
6. P.H. Worley and B. Toonen, "A Users' Guide to PSTAWM," ORNL Technical Report ORNL/TM-12779, July 1995.
7. T. Foster and P.H. Worley, "Parallel Algorithm for the Spectral Transform Methods," SIAM J. Sci. Stat. Comput., 18(3), 1997, pp. 806-837.
8. Xinzhong Guo and Jack S. N. Jean, Design Enumeration of Mapping 2D FFT onto FPGA Based Reconfigurable Computers, Proceedings of International Conference on Engineering of Reconfigurable Systems and Algorithms, Las Vegas, Nevada, USA, June 2004
9. T. Sansaloni, A. Perez-Pascual and J. Valls, Area-effient FPGA-Based FFT processor, Electronics Letters, Vol.39, No 19, September 2003
10. th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'03), Sao Paulo, SP-Brail, November, 2003
11. I. S. Uzun, A. Amira, A. Bouridane, FPFA Implementations of Fast Fourier Transforms for Real-Time Signal and Image Processing, IEEE International Conference on Field-Programmable Technology (FPT'03), The University of Tokyo, Japan, December, 2003
12. Nabeel Shirazi, Peter M. Athanas, and A. Lynn Abbott, "Implementation of a 2-D Fast Fourier Transform on a FPGA-Based Custom Computing Machine", 5th International Workshop on Field Programmable Logic and Applications, Oxford, United Kingdom, Sep 1995.
13. Xilinx, Inc., Fast Fourier Transform v2.1 Product Specification, July, 2003
14. Zhuo, Ling and Viktor K. Prasanna, "Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs," International Parallel and Distributed Processing Symposium (IPDPS), April 2004.
15. El-Araby, Esam, Tarek E.-Qhazawi, Jacqueline Le Moigne, and Kris Gaj, "Wavelet Spectral Dimension Reduction of Hyperspectral Imagery on a Reconfigurable Computer," 2004 MAPLD International Conference in Washington, D.C., September 8-10, 2004.
16. Buell, D.A., S. Akella, J.P. Davis, G. Quan, and D. Caliga, "The DARPA Boolean equation benchmark on a reconfigurable computer," 2004 MAPLD International Conference in Washington, D.C., September 8-10, 2004.
17. Fidanci, Osman Devrim, Hatim Diab, Tarek El-Ghazawi, Kris Gaj, and Nikitas Alaxandridis, "Implementation trade-offs of Triple DES in the SRC-6E Reconfigurable Computing Environment," 2002 MAPLD International Conference in Laurel, Maryland, September 10-12, 2002.
18. Nguyen, Nghi, Kris Gaj, David Caliga, and Tarek El-Ghazawi, "Optimum Implementation of Elliptic Curve Cryptosystems on the SRC-6E Reconfigurable Computer," 2003 MAPLD International Conference in Washington, D.C., September 9-11, 2003.
19. Taher, Mohamed, Esam El-Araby, Abhishek Agarwal, Tarek El-Ghazawi, Kris Gaj, Jacqueline Le Moigne, and Nikitas Alexandridis, "Effective Implementation of a Generic Wavelet Filter on a Hybrid Reconfigurable Computer," 2003 MAPLD International Conference in Washington, D.C., September 9-11, 2003.
20. El-Araby, Esam, Mohamed Taher, Kris Gaj, Tarek El-Ghazawi, David Caliga, and Nikitas Alexandridis, "System-Level Parallelism and Throughput Optimization in Designing Reconfigurable Computing Applications," 18th International Parallel and Distributed Processing Symposium (IPDPS'04) - Workshop 3, April 26 - 30, 2004, Santa Fe, New Mexico.
21. Fidanci, Osman Devrim, Dan Poznanovic, Kris Gaj, Tarek El-Ghazawi, and Nikitas Alaxandridis, "Performance and Overhead in a Hybrid Reconfigurable Computer," International Parallel and Distributed Processing Symposium (IPDPS'03), April 22 - 26, 2003, Nice, France.
22. Liang, Xuejun, Jeffrey Vetter, Melissa C. Smith, and Arthur Bland, "Balancing FPGA Resource Utilities," Submitted to ERSA05.