An integrated debugging environment for reprogrammble hardware systems

Proceedings of the 6th International Symposium on Automated and Analysis-Driven Debugging, AADEBUG 2005

Volumn , Issue , 2005, Pages 111-115

  Camera, Kevin ^a   So, Hayden Kwok Hay ^a   Brodersen, Robert W ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Design; Simulation; Verification

Indexed keywords

VERIFICATION;

COMPUTER HARDWARE; COMPUTER SIMULATION; DESIGN; PARALLEL ALGORITHMS;

PROGRAM DEBUGGING;

EID: 29844450643     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1085130.1085145     Document Type: Conference Paper

References (9)

1. C. Chang, K. Kuusilinna, B. Richards, A. Chen, N. Chan, R. W. Brodersen, and B. Nikolić. Rapid design and analysis of communication systems using the BEE hardware emulation environment. In Proc. IEEE Rapid System Prototyping Workshop, June 2003.
2. C. Chang, J. Wawrzynek, and R. W. Brodersen. BEE2: A high-end reconfigurable computing system. IEEE Design and Test of Computers, 22(2):114-125, Mar./Apr. 2005.
3. P.-Y. Chung, Y.-M. Wang, and I. N. Hajj. Logic design error diagnosis and correction. IEEE Transactions on VLSI Systems, 2(3):320-332, Sept. 1994.
4. V. K. Garg. Observation and control for debugging distributed computations. In Proc. Third International Workshop on Automatic Debugging (AADEBUG), volume 2 of Linköping Electronic Articles in Computer and Information Science, pages 1-12, May 1997.
5. B. Peischl and F. Wotawa. Modeling state In software debugging of VHDL-RTL designs - A model-based diagnosis approach. In Proc. Fifth International Workshop on Automated and Algorithmic Debugging (AADEBUG), pages 197-210, Sept. 2003.
6. H. K.-H. So. BORPH: An OS for reprogrammable hardware. http://bwrc.eecs.berkeley.edu/People/Grad_students/ skhay/BORPH.
7. J. Tombs, M. A. Aguirre Echanóve, F. Muñoz, V. Baena, A. Torralba, A. Fernandez-León, and F. Tortosa. The implementation of a FPGA hardware debugger system with minimal system overhead. In Proc. Field Programmable Logic and its Applications (FPL), volume 3203 of Lecture Notes in Computer Science, pages 1062-1066, Aug. 2004.
8. M. G. Valderas, E. de la Torre, F. Ariza, and T. Riesgo. Hardware and software debugging of FPGA based microprocessor systems through debug logic insertion. In Proc. Field Programmable Logic and its Applications (FPL), volume 3203 of Lecture Notes in Computer Science, pages 1057-1061, Aug. 2004.
9. Xilinx, Inc. ChipScope Pro Software and Cores User Guide, Feb. 2005. http://www.xilinx.com/ise/optional_prod/cspro.htm.