Time Separation of Events: An Inverse Method

Electronic Notes in Theoretical Computer Science

Volumn 209, Issue C, 2008, Pages 135-148

  Encrenaz, Emmanuelle ^b   Fribourg, Laurent ^a  

^a CNRS   (France)

^b NONE

Author keywords

Execution time analysis; Inverse method; Time separation problem; Timing constraints

Indexed keywords

DIGITAL CIRCUITS; POLYNOMIALS; PROBLEM SOLVING; TIME DELAY;

EXECUTION TIME ANALYSIS; TIME SEPARATION PROBLEM; TIMING CONSTRAINTS;

INVERSE PROBLEMS;

EID: 42949169387     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.entcs.2008.04.008     Document Type: Article

References (12)

1. Alur R., and Dill D.L. A theory of timed automata. TCS 126 (1994)
2. T. Amon, G. Borriello, T. Hu, and J. Liu. Symbolic timing verification of timing diagrams using Presburger formulas. In Proc. 34th DAC, 1997
3. Belluomini W., and Myers C. Timed state space exploration using posets. IEEE Transactions on Computer-Aided Design of Integrated Circuits 19 5 (2000)
4. T. Burks and K. Sakallah. Min-max linear programming and the timing analysis of digital circuits. In Proc. of ICCAD, pages 152-155, 1993
5. Chakraborty S., Dill D., and Yun K. Efficient algorithms for approximate time separation of events. Sadhana 27 2 (2002) 129-162
6. S. Chakraborty, D. Dill, K. Yun, and K. Chang. Practical timing analysis of asynchronous circuits using time separation of events. In Proc. of IEEE Custom Integrated Circuits Conference, 1998, 1998
7. S. Chakraborty, P. Subrahmanyam, and D. Dill. Approximate time separation of events in practice. In Proc. of 5th ACM/IEEE Int. Workshop TAU, 1997
8. Chevallier R., Encrenaz-Tiphène E., Fribourg L., and Xu W. Verification of the generic architecture of a memory circuit using parametric timed automata. Proc. FORMATS'06. LNCS volume 4202 (2006), Springer 113-127
9. R. Clariso and J. Cortadella. Verification of timed circuits with symbolic delays. In Proc. ASP-DAC, pages 628-633, 2004
10. Cortadella J., Kishinevsky M., Burns S., Kondratyev A., Lavagno L., Stevens K., Taubin A., and Yakovlev A. Lazy transition systems and asynchronous circuit synthesis with relative timing assumptions. IEEE Trans. on CADICS 21 2 (2002)
11. Henzinger T.A., Ho P.-H., and Wong-Toi H. A User Guide to HYTECH. TACAS'95. LNCS volume 1019 (1995), Springer 41-71
12. K. McMillan and D. Dill. Algorithms for interface timing specification. In Proc. of the IEEE Int. Conf. on Computer Design (ICCD), pages 48-51, 1992