Analysis and Design of a Low-Voltage RF CMOS Mixer

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 3, 2006, Pages 212-216

  Liu, Lu ^a   Wang, ZhiHua ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

CMOS analog integrated circuits; low voltage circuit; mixers; noise and linearity analysis

Indexed keywords

CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; OSCILLATORS (ELECTRONIC); SPURIOUS SIGNAL NOISE;

CMOS ANALOG INTEGRATED CIRCUITS; LOW VOLTAGE CIRCUIT; NOISE AND LINEARITY ANALYSIS;

MIXER CIRCUITS;

EID: 33644998386     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2005.857762     Document Type: Article

References (12)

1. T.K.-K. Kan, K.-C. Mak, D. Ma, and H. C. Luong, “A 2-V 900-MHz CMOS mixer for GSM receivers,” in Proc. Int. Symp. Circuits Syst., vol. I, 2000, pp. 327–330.
2. H. Wang, “A 1 -V multigigahertz RF mixer core in 0.5-um CMOS,” IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2265–2267, Dec. 1998.
3. C.-C. Tang, W.-S. Lu, L.-D. Van, and W.-S. Feng, “A 2.4-GHz CMOS down-conversion doubly balanced mixer with low supply voltage,” in Proc. Int. Symp. Circuits Syst., vol. 4, 2001, pp. 794–797.
4. L. Liu and Z. H. Wang, “A new low-voltage RF CMOS mixer design,” Chin. J. Semiconduct., vol. 26, no. 5, May 2005.
5. E. Terrovitis, “Analysis and design of current-commutating CMOS mixers,” Ph.D. dissertation, Univ. of California at Berkeley, 2001.
6. T. Soorapanth and T. H. Lee, “RF linearity of short-channel MOSFET's,” in Proc. 1st Int. Workshop Design of Mixed-Mode Integr. Circuits Appl., Jul. 1997, pp. 81–84.
7. Q. Li, “CMOS RF mixer no-linearity design,” in Proc. 44th Midwest Symp. Circuits Syst., vol. 2, Aug. 2001, pp. 14–17.
8. L. Liu, Z. H. Wang, and G. L. Li, “Calculation of intermodulation distortion in CMOS transconductance stage,” in Proc. Int. Symp. Circuits Syst., 2005, pp. 3700–3703.
9. J.-S. Gao, C.-H. Choi, F. Danneville, Z. P. Yu, T. H. Lee, and R. W. Dutton, “Issues in high-frequency noise simulation for deep submicron MOSFETs,” in Proc. 1999 UPoN (Unsolved Problems of Noise), Ade-laide, Australia, Jul. 1999, pp. 401–406.
10. C. S. Kim, J.-W. Park, H. K. Yu, and H. Cho, “Gate layout and bonding pad structure of a RF n-MOSFET for low noise performance,” IEEE Electron Dev. Lett., vol. 21, no. 12, pp. 607–609, Dec. 2000.
11. P. Park, C. S. Kim, and H. K. Yu, “Linearity, noise optimization for two stage RF CMOS LNA,” in Proc. Region 10 Int. Conf. Elect. Electron. Technol, 2001, pp. 756–758.
12. B. Y. Chi, “CMOS implementation of WLAN transceiver RF front-end,” Ph.D. dissertation, Tsinghua University, Beijing, China, 2003.