Packet mode scheduling in buffered crossbar (CICQ) switches

2006 Workshop on High Performance Switching and Routing, HPSR 2006

Volumn , Issue , 2006, Pages 105-112

  Passas, Georgios ^a,b   Katevenis, Manolis ^a,b  

^a INSTITUTE OF COMPUTER SCIENCE   (Greece)

^b INSTITUTE OF COMPUTER SCIENCE   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER SIMULATION; NETWORK ARCHITECTURE; PACKET NETWORKS;

BUFFERED CROSSBARS; SEGMENT PACKETS;

SCHEDULING;

EID: 41549115130     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/hpsr.2006.1709690     Document Type: Conference Paper

References (17)

1. M. Marsan, A. Bianco, P. Giaccone, E. Leonardi, and F. Neri, "Packet scheduling in input-queued cell-based switches," in Proceedings of the INFOCOM'01 Conf., April 2001.
2. A. Marsan, A. Bianco, P. Giaccone, E. Leonardi, and F. Neri, "Packet-mode scheduling in input-queued cell-based switches," IEEE/ACM Transactions on Networking, vol. 10, no. 5, April 2002.
3. S. H. Moon and D. K. Sung, "High-performance variable-length packet scheduling algorithm for IP traffic," in Proceedings of the IEEE GLOBECOM'21 Conf., November 2001.
4. X. Zhang and L. Bhuyan, "Deficit round robin scheduling for input-queued switches," IEEE Jour. Sel. Areas in Communications, vol. 21, no. 4, pp. 584-594, 2003.
5. S. Mukherjee, F. Silla, P. Bannon, J. Einer, S. Lang, and D. Webb, "A comparative study of arbitration algorithms for the Alpha 21364 pipelined router," in Proceedings of the ACM ASPLOS-X Conf., October 2000.
6. J. Hurwitz and W. Feng, "Initial end-to-end performance evaluation of 10-gigabit ethernet," in Proceedings of the IEEE Hot interconnects Conf.: 11th Symposium on High-Performance interconnects, August 2003.
7. D. Stephens and H. Zhang, "Implementing distributed packet fair queueing in a scalable switch architecture," in Proceedings of the IEEE INFOCOM'98 Conf., March 1998.
8. R. Rojas-Cessa, E. Oki, and H. J. Chao, "CIXOB-k: Combined input-crosspoint-output buffered switch," in Proceedings of the IEEE GLOBECOM'01 Conf., November 2001.
9. F. Abel, C. Minkenberg, R. Luijten, M. Gusat, and I. Iliadis, "A four-terabit packet switch supporting long round-trip times," IEEE Micro Magazine, vol. 23, no. 1, pp. 10-24, 2003.
10. N. Chrysos and M. Katevenis, "Weighted fairness in buffered crossbar scheduling," in Proceedings of the IEEE Workshop on High Performance Switching and Routing (HPSR'03), June 2003.
11. K. Yoshigoe and K. Christensen, "A parallel-polled virtual output queued switch with a buffered crossbar," in Proceedings of the IEEE Workshop on High Performance Switching and Routing (HPSR'01), May 2001.
12. M. Katevenis, G. Passas, D. Simos, I. Papaefstathiou, and N. Chrysos, "Variable packet size buffered crossbar (CICQ) switches," in Proceedings of the IEEE Int. Conf on Communications (ICC'2004), June 2004.
13. M. Katevenis and G. Passas, "Variable-size multipacket segments in buffered crossbar (CICQ) architectures," in Proceedings of the IEEE Int. Conf. on Communications (ICC2005), May 2005.
14. S. M. Ross, Simulation. Academic Press, 3rd Edition, 2001, ISBN 0125980531.
15. N. McKeown, "The iSLIP scheduling algorithm for input-queued switches."
16. Cooperative Association for internet Data Analysis, http://www.caida.org.
17. Networking Processing Forum (NPF), Fabric Benchmarking Traffic-Models, available from http://www.npforum.org/benchmarking/ fabric_bm.shtml.