|
Volumn 29, Issue 3, 2008, Pages 252-254
|
Operational voltage reduction of flash memory using high-κ composite tunnel barriers
|
Author keywords
Flash memory; Flash operating constraints; High dielectrics; Program disturb; Read disturb; Retention; Tunnel barrier engineering
|
Indexed keywords
DIELECTRIC MATERIALS;
VOLTAGE CONTROL;
FLASH OPERATING CONSTRAINTS;
PROGRAM DISTURB;
READ DISTURB;
TUNNEL BARRIER ENGINEERING;
FLASH MEMORY;
|
EID: 40749158789
PISSN: 07413106
EISSN: None
Source Type: Journal
DOI: 10.1109/LED.2007.915376 Document Type: Article |
Times cited : (16)
|
References (8)
|