Functional verification of the z990 superscalar, multibook microprocessor complex

IBM Journal of Research and Development

Volumn 48, Issue 3-4, 2004, Pages 347-365

  Bair, Dean G ^a   German, Steven M ^b   Wollyung, William D ^a   Kaminski Jr , Edward J ^a   Schafer, James ^a   Mullen, Michael P ^a   Lewis, William J ^a   Wisniewski, Rebecca ^a   Walter, Joerg ^c   Mittermaier, Steven ^a   Vokhshoori, Visda ^a   Adkins, Robert J ^a   Halas, Michael ^a   Ruane, Thomas ^a   Hahn, Ursel ^c  

^a IBM   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c IBM   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; SERVERS; SYSTEMS ANALYSIS;

FORMAL VERIFICATION; MEMORY STORAGE CONTROLLER; MICROARCHITECTURE; SUPERSCALAR MICROPROCESSORS;

MULTIPROCESSING SYSTEMS;

EID: 4043137479     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.483.0347     Document Type: Article

References (6)

1. B. Wile, M. P. Mullen, C. Hanson, D. G. Bair, K. M. Lasko, P. J. Duffy, E. J. Kaminski, Jr., T. E. Gilbert, S. M. Licker, R. G. Sheldon, W. D. Wollyung, W. J. Lewis, and R. L. Adkins, "Functional Verification of the CMOS S/390 Parallel Enterprise Server G4 System," IBM J. Res. & Dev. 41, No. 4/5, 549-566 (July/September 1997); see http://www.research.ibm.com/journal/rd/414/mullen.pdf.
2. J. M. Ludden, W. Roesner, G. M. Heiling, J. R. Reysa, J. R. Jackson, B.-L. Chu, M. L. Behm, J. R. Baumgartner, R. D. Peterson, J. Abdulhafiz, W. E. Bucy, J. H. Klaus, D. J. Klema, T. N. Le, F. D. Lewis, P. E. Milling, L. A. McConville, B. S. Nelson, V. Paruthi, T. W. Pouarz, A. D. Romonosky, J. Stuecheli, K. D. Thompson, D. W. Victor, and B. Wile, "Functional Verification of the POWER4 Microprocessor and POWER4 Multiprocessor Systems," IBM J. Res. & Dev. 46, No. 1, 53-76 (January 2002); see http://www.research.ibm.com/journal/rd/461/ludden.pdf.
3. D. L. Dill, A. J. Drexler, A. J. Hu, and C. H. Yang, "Protocol Verification as a Hardware Design Aid," Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, MA, October 1992, pp. 522-525.
4. S. M. German, "Formal Design of Cache Memory Protocols in IBM," Formal Methods Syst. Design 22, No. 2, 133-141 (March 2003); see http://www.kluweronline.com/issn/0925-9856/contents/.
5. Gary A. Van Huben, "The Role of Two-Cycle Simulation in the S/390 Verification Process," IBM J. Res. & Dev. 41, No. 4/5, 593-599 (July/September 1997), see http://www.research.ibm.com/journal/rd/414/vanhuben.pdf.
6. R. Grinwald, E. Harel, M. Orgad, S. Ur, and A. Ziv, "User Defined Coverage - A Tool Supported Methodology for Design Verification," Proceedings of the Design Automation Conference (DAC'98), San Francisco, June 1998, pp. 158-163; see http://www.sigda.org/Archives/ProceedingArchives/Dac/Dac98/papers/1998/dac98/pdffiles/09pdf.