-
1
-
-
84945914804
-
Alternating refinement relations
-
CONCUR 98: Concurrency Theory, Springer-Verlag
-
R. Alur, T Henzinger, O. Kupferman, and M. Vardi. Alternating refinement relations. In CONCUR 98: Concurrency Theory, Lecture Notes in Computer Science 1466, pages 163-178. Springer-Verlag, 1998.
-
(1998)
Lecture Notes in Computer Science
, vol.1466
, pp. 163-178
-
-
Alur, R.1
Henzinger, T.2
Kupferman, O.3
Vardi, M.4
-
2
-
-
0026220148
-
The synchronous approach to reactive and real-time systems
-
G. Berry and A. Benveniste. The synchronous approach to reactive and real-time systems. Procedings of the IEEE, 79(9), 1991.
-
(1991)
Procedings of the IEEE
, vol.79
, Issue.9
-
-
Berry, G.1
Benveniste, A.2
-
3
-
-
33646186348
-
Synthesis of interface automata
-
Third International Symposium on Automated Technology for Verification and Analysis ATVA 2005, of, Springer
-
P. Bhaduri. Synthesis of interface automata. In Third International Symposium on Automated Technology for Verification and Analysis (ATVA 2005), volume 3707 of Lecture Notes in Computer Science, pages 338-353. Springer, 2005.
-
(2005)
Lecture Notes in Computer Science
, vol.3707
, pp. 338-353
-
-
Bhaduri, P.1
-
5
-
-
0027799717
-
Modeling hierarchical combinational circuits
-
M. Lightner, editor, IEEE Computer Society Press
-
J. R. Burch, D. Dill, E. Wolf, and G. D. Micheli. Modeling hierarchical combinational circuits. In M. Lightner, editor, Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 612-617. IEEE Computer Society Press, 1993.
-
(1993)
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design
, pp. 612-617
-
-
Burch, J.R.1
Dill, D.2
Wolf, E.3
Micheli, G.D.4
-
6
-
-
33750347852
-
Notes on agent algebras
-
M03/38, EECS Department, University of California, Berkeley
-
J. R. Burch, R. Passerone, and A. L. Sangiovanni-Vincentelli. Notes on agent algebras. Technical Report UCB/ERL M03/38, EECS Department, University of California, Berkeley, 2003.
-
(2003)
Technical Report UCB/ERL
-
-
Burch, J.R.1
Passerone, R.2
Sangiovanni-Vincentelli, A.L.3
-
7
-
-
40149111547
-
Synchronous and bidirectional component interfaces
-
CAV 02: Computer-Aided Verification, Springer-Verlag
-
A. Chakrabarti, L. de Alfaro, T Henzinger, and F. Mang. Synchronous and bidirectional component interfaces. In CAV 02: Computer-Aided Verification, Lecture Notes in Computer Science 2404, pages 414-427. Springer-Verlag, 2002.
-
(2002)
Lecture Notes in Computer Science
, vol.2404
, pp. 414-427
-
-
Chakrabarti, A.1
de Alfaro, L.2
Henzinger, T.3
Mang, F.4
-
8
-
-
11144344098
-
Game models for open systems
-
Proceedings of the International Symposium on Verification Theory in Practice, of, Springer-Verlag
-
L. de Alfaro. Game models for open systems. In Proceedings of the International Symposium on Verification (Theory in Practice), volume 2772 of Lecture Notes in Computer Science. Springer-Verlag, 2003.
-
(2003)
Lecture Notes in Computer Science
, vol.2772
-
-
de Alfaro, L.1
-
10
-
-
84885233707
-
The control of synchronous systems
-
CONCUR 00: Concurrency Theory, Springer-Verlag
-
L. de Alfaro, T. Henzinger, and F. Mang. The control of synchronous systems. In CONCUR 00: Concurrency Theory, Lecture Notes in Computer Science 1877, pages 458-473. Springer-Verlag, 2000.
-
(2000)
Lecture Notes in Computer Science
, vol.1877
, pp. 458-473
-
-
de Alfaro, L.1
Henzinger, T.2
Mang, F.3
-
11
-
-
0003889387
-
Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits
-
MIT Press
-
D. L. Dill. Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits. ACM Distinguished Dissertations. MIT Press, 1989.
-
(1989)
ACM Distinguished
-
-
Dill, D.L.1
-
12
-
-
2342531002
-
Bridge over troubled wrappers: Automated interface synthesis
-
IEEE Computer Society
-
V. D'Silva, S. Ramesh, and A. Sowmya. Bridge over troubled wrappers: Automated interface synthesis. In VLSI Design, pages 189-194. IEEE Computer Society, 2004.
-
(2004)
VLSI Design
, pp. 189-194
-
-
D'Silva, V.1
Ramesh, S.2
Sowmya, A.3
-
13
-
-
3042606518
-
Synchronous protocol automata: A framework for modelling and verification of SoC communication architectures
-
V D'Silva, S. Ramesh, and A. Sowmya. Synchronous protocol automata: A framework for modelling and verification of SoC communication architectures. In 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), pages 390-395, 2004.
-
(2004)
2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004)
, pp. 390-395
-
-
D'Silva, V.1
Ramesh, S.2
Sowmya, A.3
-
17
-
-
0036911690
-
Convertibility verification and converter synthesis: Two faces of the same coin
-
IEEE Computer Society Press
-
R. Passerone, L. de Alfaro, T Henzinger, and A. Sangiovanni-Vincentelli. Convertibility verification and converter synthesis: Two faces of the same coin. In Proceedings of the International Conference on Computer-Aided Design, pages 132-139. IEEE Computer Society Press, 2002.
-
(2002)
Proceedings of the International Conference on Computer-Aided Design
, pp. 132-139
-
-
Passerone, R.1
de Alfaro, L.2
Henzinger, T.3
Sangiovanni-Vincentelli, A.4
-
19
-
-
4243861854
-
Interface synthesis from protocol specification. Technical report
-
02-13, April 2002
-
D. Shin and D. D. Gajski. Interface synthesis from protocol specification. Technical report, CECS Technical Report 02-13, April 2002.
-
CECS Technical Report
-
-
Shin, D.1
Gajski, D.D.2
-
21
-
-
38149135474
-
On the synthesis of strategies in infinite games
-
12th Annual Symposium on Theoretical Aspects of Computer Science, of, Springer
-
W. Thomas. On the synthesis of strategies in infinite games. In 12th Annual Symposium on Theoretical Aspects of Computer Science, volume 900 of Lecture Notes in Computer Science, pages 1-13. Springer, 1995.
-
(1995)
Lecture Notes in Computer Science
, vol.900
, pp. 1-13
-
-
Thomas, W.1
-
22
-
-
0035215690
-
Solution of parallel language equations for logic synthesis
-
IEEE Computer Society
-
N. Yevtushenko, T. Villa, R. K. Brayton, A. Petrenko, and A. Sangiovanni-Vincentelli. Solution of parallel language equations for logic synthesis. In Proceedings of the 2001 International Conference on Computer-Aided Design (ICCAD-01), pages 103-111. IEEE Computer Society, 2001.
-
(2001)
Proceedings of the 2001 International Conference on Computer-Aided Design (ICCAD-01)
, pp. 103-111
-
-
Yevtushenko, N.1
Villa, T.2
Brayton, R.K.3
Petrenko, A.4
Sangiovanni-Vincentelli, A.5
-
23
-
-
33646203616
-
Solution of synchronous language equations for logic synthesis
-
N. Yevtushenko, T. Villa, R. K. Brayton, A. Petrenko, and A. Sangiovanni-Vincentelli. Solution of synchronous language equations for logic synthesis. In Proceedings of the 4th Conference on Computer-Aided Technologies in Applied Mathematics, pages 132-137, 2002.
-
(2002)
Proceedings of the 4th Conference on Computer-Aided Technologies in Applied Mathematics
, pp. 132-137
-
-
Yevtushenko, N.1
Villa, T.2
Brayton, R.K.3
Petrenko, A.4
Sangiovanni-Vincentelli, A.5
|