Solution of parallel language equations for logic synthesis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2001, Pages 103-110

  Yevtushenko, Nina ^a   Villa, Tiziano ^b   Brayton, Robert K ^c   Petrenko, Alex ^d   Sangiovanni Vincentelli, Albert L ^c  

^a TOMSK STATE UNIVERSITY   (Russian Federation)

^b PARADES   (Italy)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d Cent de Recherche Informatique de Montreal   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; FINITE AUTOMATA; MATHEMATICAL MODELS; NETWORK PROTOCOLS;

PARALLEL LANGUAGE EQUATIONS;

PARALLEL ALGORITHMS;

EID: 0035215690     PISSN: 10923152     EISSN: None     Source Type: Journal    
DOI: 10.1109/ICCAD.2001.968605     Document Type: Article

References (11)

1. Verification of I/O trace set inclusion for a class of non-deterministic finite state machines
2. Design of divergence-free protocol converters using supervisory control techniques
3. A discrete event systems approach for protocol conversion
4. Analysis and applications of the XDI model
5. On the construction of submodule specifications and communication protocols
6. Solving asynchronous equations
7. Factorisation of finite state machines under strong and observational equivalences
8. The maximum set of permissible behaviors for FSM networks