Leveraging protocol knowledge in slack matching

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 724-729

  Venkataramani, Girish ^a   Goldstein, Seth C ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARBITRARY COMMUNICATION; ASYNCHRONOUS CIRCUITS; COMMUNICATION PROTOCOLS; COMMUNICATION RATES; COMPUTER-AIDED DESIGN; DATA PRODUCTION; INTERNATIONAL CONFERENCES; ITERATIVE ALGORITHMS; LARGE DESIGNS; LINEAR TIME COMPLEXITY; MATCHING PROBLEMS; MEDIA PROCESSING; NP COMPLETE; OPTIMAL SOLUTIONS; PIPELINED CIRCUITS; RATE OF CONSUMPTION;

ADMINISTRATIVE DATA PROCESSING; BOOLEAN FUNCTIONS; DESIGN; HEURISTIC ALGORITHMS; HEURISTIC METHODS; HEURISTIC PROGRAMMING; INFORMATION MANAGEMENT; ITERATIVE METHODS; KNOWLEDGE MANAGEMENT; NUCLEAR PROPULSION; PIPELINES; SOLUTIONS;

COMMUNICATION;

EID: 39749194704     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320019     Document Type: Conference Paper

References (13)

1. P. Beerel, M. Davies, et al. Slack matching asynchronous designs. In ASYNC, pp. 30-39, March 2006.
2. E. Bozorgzadeh, S. Ghiasi, et al. Optimal integer delay budgeting on directed acyclic graphs. In DAC, pp. 920-925, 2003.
3. S. Burns, Performance analysis and optimization of asynchronous circuits. PhD thesis, University of Utah, 1991.
4. S. Furber and P. Day. Four-phase micropipeline latch control circuits. IEEE TVLSI, 4-2:247-253, 1996.
5. C. Lee, M. Potkonjak, et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In MICRO, pp. 330-335, 1997.
6. R. Lu and C.-K. Koh. Performance optimization of latency insensitive systems through buffer queue sizing of communication channels. In ICCAD, pp. 227-231, 2003.
7. C. D. Nielsen and M. Kishinevsky. Performance analysis based on timing simulation. In DAC, pp. 70-76, 1994.
8. P. Prakash and A. Martin. Slack matching quasi delay-insensitive circuits. In ASYNC, pp. 30-39, March 2006.
9. I. Sutherland. Micropipelines: Turing award lecture. Communications of the ACM, 32 (6):720-738, June 1989.
10. B. Taskin and I. Kourtev. Delay insertion method in clock skew scheduling. IEEE TCAD, 25-4:651-663, 2006.
11. G. Venkataramani, M. Budiu, et al. C to asynchronous dataflow circuits: An end-to-end toolflow. In IWLS, June 2004.
12. G. Venkataramani, T. Chelcea, et al. Modeling the global critical path in concurrent systems. Technical Report CMU-CS-06-144, Carnegie Mellon University, August 2006.
13. A. Xie, S. Kim, et al. Bounding average time separations of events in stochastic timed Petri nets with choice. In ASYNC, pp. 94-107, April 1999.