An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 253-256

  Song, Janghoon ^a   Yoon, Gilwon ^a   Kim, Chulwoo ^a  

^a Korea University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; VOLTAGE CONTROL;

DUAL LOOP CONTROLS; POWER TRANSISTORS;

POWER CONVERTERS;

EID: 39049155979     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.321006     Document Type: Conference Paper

References (14)

1. Thomas Burd, Trovor Pering, Anthony Stratakos, and Robert Brodersen, "A Dynamic Voltage Scaled Microprocessor System," in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 294-295.
2. Kevin J. Nowka, et al., "A 32-bit PowerPC System-on-a-Chip With Support for Dynamic Voltage Scaling and Dynamic Frequency Scaling," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1441-1447, Nov. 2002.
3. Cedric Lichtenau, et al., "PowerTune : Advanced Frequency and Power Scaling on 64b PowerPC Microprocessor," in ISSCC Dig. Tech. Papers, Feb. 2004, pp. 356-357.
4. Masakatsu Nakai, et al., "Dynamic Voltage and Frequency Management for a Low-Power Embedded Microprocessor," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 28-35, Jan. 2005.
5. Toshihide Fujiyoshi, et al., "An H.264/MPEG-4 Audio/Visual Codec LSI with Module-Wise Dynamic Voltage/Frequency Scaling," in ISSCC Dig. Tech. Papers, Feb. 2005, pp. 132-133.
6. Christopher Poirier, Richard McGowen, Christopher Bostak, and Samuel Naffziger, "Power and Temperature Control on a 90nm Itanium-Family Processor," in ISSCC Dig. Tech. Papers, Feb. 2005, pp. 304-305.
7. Benton H. Calhoun and Anantha P. Chandrakasan, "Ultra-Dynamic Voltage Scaling (UDVS) Using Sub-Threshold Operation and Local Voltage Dithering," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 238-245, Jan. 2006.
8. Dongsheng Ma, Wing-Hung Ki, and Chi-Ying Tsui, "An Integrated One-Cycle Control Buck Converter With Adaptive Output and Dual Loops for Output Error Correction," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 140-149, Jan. 2004.
9. Chuang Zhuang, Dongsheng Ma, Ashok Srivastava, "Integrated Adaptive DC/DC Conversion with Adaptive Pulse-Train Technique for Low-Ripple Fast-Response Regulation," in Proc. Int. Symp. Low power Electronics and Design (ISLPED), Jun. 2004, pp. 219-220.
10. W. Namgoong, M. Yu, and T. Meng, "A High-Efficiency Variable-Voltage CMOS Dynamic DC-DC Switching Regulator," in ISSCC Dig. Tech. Papers, pp. Feb. 1997, pp. 380-381.
11. G. Wei and M. Horowitz, "A Fully Digital, Energy-Efficient, Adaptive Power-Supply Regulator," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 520-528, Apr. 1999.
12. F. Ichiba et al., "Variable Supply Voltage Scheme with 95%-Efficiency DC-DC Converter for MPEG-4 Codec," in Proc. Int. Symp. Low power Electronics and Design (ISLPED), 1999, pp. 54-59.
13. J. Kim and M. Horowitz, "An Efficient Digital Sliding Controller for Adaptive Power Supply Regulation," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2001, pp. 133-136.
14. T. Fuse, A. Kameyama, M. Ohta, and K. Ohuchi, "A 0.5-V Power-Supply Scheme for Low Power LSI's Using Multi-Vt SOI CMOS Technology," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2001, pp. 219-220.