Loop transformations for fault detection in regular loops on massively parallel systems

IEEE Transactions on Parallel and Distributed Systems

Volumn 7, Issue 12, 1996, Pages 1238-1249

  Gong, Chun ^b   Melhem, Rami ^a,c   Gupta, Rajiv ^a,c  

^a IEEE

^b HEWLETT PACKARD COMPANY   (United States)

^c UNIVERSITY OF PITTSBURGH   (United States)

Author keywords

Compiler assisted approach; Data dependence analysis; Distributed memory systems; Duplicating execution; Execution pattern; Fault detection; Loop transformation

Indexed keywords

DATA COMMUNICATION SYSTEMS; DATA STORAGE EQUIPMENT; DISTRIBUTED COMPUTER SYSTEMS; ERROR DETECTION; FAILURE ANALYSIS; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS; RESPONSE TIME (COMPUTER SYSTEMS);

DATA DEPENDENCE ANALYSIS; DISTRIBUTED MEMORY SYSTEMS; EXECUTION PATTERN; FAULT DETECTION; LOOP TRANSFORMATION;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 0030384866     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.553273     Document Type: Article

References (30)

1. N. Alewine, S. Chen, C. Li, W. Fuchs, and W. Hwu, "Branch Recovery With Compiler-Assisted Multiple Instruction Retry," Proc. 22nd Ann. Int'l Symp. Fault-Tolerant Computing, pp. 66-73, 1992.
2. J.M. Anderson and M.S. Lam, "Global Optimizations for Parallelism and Locality on Scalable Parallel Machines," Proc. SIGPLAN Conf. Programming Language Design and Implementation, pp. 112-125, 1993.
3. T. Anderson, P. Barrett, D. Halliwell, and M. Moulding, "Software Fault Tolerance: An Evaluation," IEEE Trans. Software Eng., vol. 11, no. 12, pp. 1,502-1,510, Dec. 1985.
4. A. Avizienis and J. Kelly, "Fault Tolerance by Design Diversity: Concepts and Experiments," Computer, vol. 17, no. 8, pp. 67-80, Aug. 1984.
5. V. Balasubramanian and P. Banerjee, "Compiler-Assisted Synthesis of Algorithm-Based Checking in Multiprocessors," IEEE Trans. Computers, vol. 39, no. 4, pp. 436-446, Apr. 1990.
6. D. Blough and G. Masson, "Performance Analysis of a Generalized Concurrent Error Detection Procedure," IEEE Trans. Computers, vol. 39, no. 1, pp. 47-62, Jan. 1990.
7. D. Blough and A. Nicolau, "Fault Tolerance in Super-Scalar and VLIW Processors," Proc. IEEE Workshop Fault-Tolerant Parallel and Distributed Systems, pp. 193-200, 1992.
8. M. Breuer and A. Ismaeel, "Roving Emulation as a Fault Detection Mechanism," IEEE Trans. Computers, vol. 35, no. 11, pp. 933-939, Nov. 1986.
9. D. Callahan and K. Kennedy, "Compiling Programs for Distributed-Memory Multiprocessors," J. Supercomputing, pp. 151-169, Feb. 1988.
10. B. M. Chapman, P. Mehrotra, and H. P. Zima, "Programming in Vienna Fortran," Scientific Programming, pp. 31-50, Jan. 1992.
11. B. M. Chapman, P. Mehrotra, and H. P. Zima, "High Performance Fortran Without Templates: An Alternative Model for Distribution and Alignment," Proc. Fourth ACM SIGPLAN Symp. Principles and Practice of Parallel Programming, pp. 92-101, 1993.
12. A. R. Chowdhury and P. Banerjee, "Tolerance Determination for Algorithm-Based Check Using Simplified Error Analysis Techniques," Proc. 1993 FTCS, pp. 290-298, June 22-24, 1993.
13. "CM Fortran User's Guide for the CM-5," Thinking Machines, 1992.
14. E. Cooper, "Replicated Distributed Programs," Proc. 10th ACM Symp. Operating System Principles, pp. 63-78, Dec. 1-4, 1985.
15. R. Cytron and J. Ferrante, "What's in a Name? -or- The Value of Renaming for Parallelism Detection and Storage Allocation," Proc. Int'l Conf. Parallel Processing, pp. 19-27, Aug. 1987.
16. A. Dahbura, K. Sabnani, and W. Hery, "Spare Capacity as a Means of Fault Detection and Diagnosis in Multiprocessor Systems," IEEE Trans. Computers, vol. 38, no. 6, pp. 881-891, June 1989.
17. J. Feo, "An Analysis of the Computational and Parallel Complexity of the Livermore Loops," Parallel Computing, pp. 163-185, July 1988.
18. A. Geist, A. Beguelin, J. Dongarra, W. Jiang, R. Manchek, and V. Sunderam, "PVM 3 User's Guide and Reference Manual," Oak Ridge National Laborary, Oak Ridge, TN 37831.
19. C. Gong, R. Melhem, and R. Gupta, "Compiler Assisted Fault Detection for Distributed-Memory Systems," Proc. 1994 Scalable High Performance Computing Conference, Knoxville, Tenn, pp. 373-380, May 23-25, 1994.
20. C. Gong, "Compiler-Assisted Approaches to Fault Detection on Distributed-Memory Systems, PhD thesis.
21. "High Performance Fortran Forum," DRAFT High Performance Fortran Language Specification, Ver. 1.0. Technical Report, Rice Univ., Jan. 1993.
22. S. Hiranandani, K. Kennedy, C. Koelbel, U. Kremer, and C. Tseng, "An Overview of the Fortran D Programming System," Proc. Fourth Workshop Languages and Compilers for Parallel Computing, pp. e1-e17, 1991.
23. C. Koelbel, P. Mehrotra, and J. Rosendale, "Supporting Shared Data Structure on Distributed Memory Architectures," Proc. Second ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming, pp. 177-186, SIGPLAN, ACM, 1990.
24. J. Long, W. Fuchs, and J. Abraham, "Compiler-Assisted Static Checkpoint Insertion," Proc. 22nd Ann. Int'l Symp. Fault-Tolerant Computing, pp. 58-65, 1992.
25. M. Quinn, P. Hatcher, and K. Jourdenais, "Compiling C* Programs for a Hypercube Multicomputer," Proc. ACM/SIGPLAN PPEALS, pp. 57-65, July, 1988.
26. M. Quinn and P. Hatcher, "Compiling SIMD Programs for MIMD Architecthres," Proc. Int'l Conf. Computer Languages, pp. 291-296, 1990.
27. L. Shombert and D. Siewiorek, "Using Redundancy for Concurrent Testing and Repairing of Systolic Arrays," Proc. 17th Int'l Symp. Fault-Tolerant Computing, pp. 244-249, 1987.
28. T. P. Ng, "Replicated Transactions," Proc. Ninth Int'l Conf. Distributed Computing Systems, pp. 474-481, 1988.
29. S. Tridandapani, A. Somani, and U. Sandadi, "Low Overhead Multiprocessor Allocation Strategies Exploiting System Spare Capacity for Fault Detection and Location," IEEE Trans. Computers, vol. 44, no.7, pp. 865-877, July, 1995.
30. M. Wolfe, Optimizing Supercompiler for Supercomputers. Cambridge, Mass.: MIT Press, 1989.