Hardware and software cache prefetching techniques for MPEG benchmarks

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 10, Issue 5, 2000, Pages 782-796

  Zucker, Daniel F ^a,b   Lee, Ruby B ^a,c   Flynn, Michael J ^a,d  

^a IEEE

^b ePocrates Inc   (United States)

^c Princeton University   (United States)

^d Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER HARDWARE; COMPUTER SOFTWARE; PARALLEL PROCESSING SYSTEMS; STANDARDS; STORAGE ALLOCATION (COMPUTER);

CACHE PREFETCHING METHODS; MOTION PICTURE EXPERTS GROUP (MPEG) STANDARDS; STRIDE PREDICTION TABLES (SPT);

MULTIMEDIA SYSTEMS;

EID: 0034245755     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.856455     Document Type: Article

References (16)

1. A. Peleg and U. Weiser, "MMX technology extension to the intel architecture," IEEE Micro, vol. 16, pp. 51-59, Aug. 1996.
2. A. J. Smith, "Cache memories," ACM Comput. Surveys, vol. 14, pp. 473-530, Sept. 1982.
3. N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," in Proc. 17th Annu. Int. Sympo. Computer Architecture, May 1990, pp. 364-373.
4. S. Palacharla and R. E. Kessler, "Evaluating stream buffers as a secondary cache replacement," in Proc. of the 21st Annual International Symposium on Computer Architecture, Apr. 1994, pp. 24-33.
5. J. W. C. Fu and J. H. Patel, "Data prefetching in multiprocessor vector cache memories," in Proc. 18th Annu. Int. Symp. Computer Architecture, May 1991, pp. 54-63.
6. J. Fu, J. Patel, and B. Janssens, "Stride directed prefetching in scalar processors," in Proc. 25th Int. Symp. Microarchitecture, Dec. 1992, pp. 102-110.
7. J.-L. Baer and T.-F. Chen, "An effective on-chip preloading scheme to reduce data access penalty," in Proc. Supercomputing'91, Nov. 1991, pp. 176-186.
8. T.-F. Chen and J.-L. Baer, "Effective hardware-based data prefetching for high-performance processors," IEEE Trans. Comput., vol. 44, pp. 318-328, May 1995.
9. I. Sklenar, "Prefetch unit for vector operations on scalar computers," ACM Comput. Architec. News, vol. 20, pp. 31-37, Sept. 1992.
10. A. K. Porterfield, "Software methods for improvement of cache performance on supercomputer applications," Rice Univ., Houston, TX, Tech. Rep. COMP TR 89-93, May 1989.
11. T. Mowry, M. Lam, and A. Gupta, "Design and evaluation of a compiler algorithm for prefetching," in SIGPLAN Notices, Sept. 1992, pp. 62-73.
12. T.-F. Chen and J.-L. Baer, "A performance study of software and hard-ware data prefetching schemes," in Proc. 21st Int. Symp. Computer Architecture, Apr. 1994, pp. 223-232.
13. V. Santhanam, E. H. Gornish, and W.-C. Hsu, "Data prefetching on the HP PA-8000," presented at the 24th Annu. Int. Symp. Computer Architecture, June 1997.
14. D. F. Zucker and A. H. Karp, "RYO: A versatile instruction instrumentation tool for PA-RISC," Comput. Syst. Lab., Stanford Univ., Stanford, CA, Tech. Rep. CSL-TR-95-658, Jan. 1995.
15. D. F. Zucker, "Architecture and arithmetic for multimedia enhanced processors," Ph.D. dissertation, Stanford Univ., Stanford, CA, June 1997.
16. S. T. Fu, D. F. Zucker, and M. J. Flynn, "Memory hierarchy synthesis of a multimedia embedded processor," in Proc. Int. Conf. Computer Design, Oct. 1996 , pp. 176-184.