Δ∑ PLL transmitter with a loop-bandwidth calibration system

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 2, 2008, Pages 497-506

  Akamine, Yukinori ^b   Kawabe, Manabu ^b   Hori, Kazuyuki ^b   Okazaki, Takao ^b   Kasahara, Masumi ^c   Tanaka, Satoshi ^a,b  

^a IEEE

^b HITACHI LTD   (Japan)

^c RENESAS TECHNOLOGY CORP   (Japan)

Author keywords

PLL; Fractional N PLL; GSM; Loop bandwidth

Indexed keywords

BANDWIDTH; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; MODULATORS; TRANSMITTERS;

GSM PHONES; LOOP BANDWIDTH; PHASE ERROR; TRANSIENT SIGNAL;

PHASE LOCKED LOOPS;

EID: 38849111827     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.914325     Document Type: Article

References (15)

1. E. Hegazi and A. A. Abidi, "A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 782-792, May 2003.
2. M. Guenais et al., "A 18 mW triple 2 GHz CMOS PLL for 3G mobile systems with -113 dBc/Hz GSM in-band phase noise and dual-port GMSK modulation," in IEEE MTT-S Dig., 2003, pp. 185-188.
3. "Radio Transmission and Reception," 3GPP Organizational Partners, 3GPP Technical Specification 05.05 V8.9.0, 2001-04.
4. D. R. McMahill and C. G. Sodini, "A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK automatically calibrated S-A frequency synthesizer," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 18-26, Jan. 2002.
5. D. R. McMahill and C. G. Sodini, "Automatic calibration of modulated frequency synthesizers," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 5, pp. 301-311, May 2002.
6. B. Huff et al., "A fully-integrated Bluetooth synthesizer using digital pre-distortion for PLL-based GFSK modulation," in IMS & RFIC Symp., 2003, pp. 173-174, M04C-1.
7. C-H. Lee, H. Lee, and P. Good, "A fully integrated GMSK modulator using BiCMOS S-D frequency synthesizer with automatic loop gain calibration," in IMS & RFIC Symp., 2005, RM03B-4.
8. S. T. Lee et al., "A 1.5V 28mA fully-integrated fast-locking quadband GSM-GPRS transmitter with digital auto-calibration in 130nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 188, 521.
9. L. Sun and D. Nelson, "A 1.0 V GHz range 0.13 μm CMOS frequency synthesizer," in Proc. IEEE Custom Integrated Circuits Conf., 2001, pp. 327-330.
10. E. Gotz et al., "A quad-band low power single chip direct conversion CMOS transceiver with Δ∑-modulation loop for GSM," in Proc. ESSCIRC, 2003, pp. 217-220.
11. T. Yamawaki et al., "A 2.7-V GSM RF transceiver IC," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2089-2096, Dec. 1997.
12. T. Yamawaki et al., "A dual-band transceiver for GSM and DCS1800 applications," in Proc. ESSCIRC, 1998, pp. 84-87.
13. W. Rhee, "Design of high-performance CMOS charge pumps in phase-locked loops," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1999, vol. 2, pp. 545-548.
14. M. Johnson and E. Hudson, "A variable delay line PLL for CPU-co-processor synchronization," IEEE J. Solid-State Circuits, vol. 23, no. 5, pp. 1218-1223, Oct. 1988.
15. I. A. Young, J. K. Greason, and K. L. Wong, "A PLL clock generator with 5 to 110 MHz of lock range for microprocessors," IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1599-1607, Nov. 1992.