Optimizing the use of static buffers for DMA on a CELL chip

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4382 LNCS, Issue , 2007, Pages 314-329

  Chen, Tong ^a   Sura, Zehra ^a   O'Brien, Kathryn ^a   O'Brien, John K ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTATION THEORY; COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; MATHEMATICAL MODELS; PROGRAM COMPILERS;

DATA BUFFERS; LOOP BLOCKING TRANSFORMATIONS; POWER PROCESSOR ELEMENT (PPE); STATIC BUFFERS; SYNERGISTIC PROCESSOR ELEMENT (SPE);

BUFFER STORAGE;

EID: 38149004865     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-72521-3_23     Document Type: Conference Paper

References (13)

1. W. Chen, C. Iancu, and K. Yelick. Communication optimizations for fine-grained UPC applications. Parallel Architecture and Compilation Techniques, 2005.
2. A.E. Eichenberger et al. Optimizing compiler for the CELL processor. Parallel Architecture and Compilation Techniques, September 2005.
3. B. Flachs et al. A streaming processing unit for a CELL processor. IEEE International Solid-State Circuits Conference (ISSCC), February 2005.
4. D. Pham et al. The design and implementation of a first-generation CELL processor. IEEE International Solid-State Circuits Conference, February 2005.
5. European Center for Parallelism of Barcelona (CEPBA). Paraver: Parallel program visualization and analysis tool reference manual. November 2000. URL: http://www.cepba.upc.es/paraver.
6. S. Hiranandani, K. Kennedy, and C-W. Tseng. Evaluation of compiler optimizations for Fortran D on MIMD distributed memory machines. International Conference on Supercomputing, 1992.
7. C. Iancu, P. Husbands, and W. Chen. Message strip mining heuristics for high speed networks. 6th International Meeting of VECPAR, 2004.
8. C. Iancu, P. Husbands, and P. Hargrove. HUNTing the overlap. Parallel Architecture and Compilation Techniques, September 2005.
9. K. Ishizaki, H. Komatsu, and T. Nakatani. A loop transformation algorithm for communication overlapping. International Journal of Parallel Programming, 2000.
10. U.J. Kapasi, P. Mattson, W.J. Dally, J.D. Owens, and B. Towles. Stream scheduling. Proceedings of the 3rd Workshop on Media and Streaming Processors, 2001.
11. M. Kistler, M. Perrone, and F. Petrini. CELL multiprocessor communication network: Built for speed. IEEE Micro, 26(3), May/June 2006.
12. J.S. Leu, D.P. Agrawal, and J. Mauney. Modeling of parallel software for efficient computation communication overlap. Proceedings of the 1987 Fall Joint Computer Conference on Exploring Technology: Today and Tomorrow, 1987.
13. D.J. Palermo, E. Su, J.A. Chandy, and P. Banerjee. Communication optimizations used in the PARADIGM compiler for distributed memory multicomputers. International Conference on Parallel Processing, August 1994.