Deadlock-free connection-based adaptive routing with dynamic virtual circuits

Journal of Parallel and Distributed Computing

Volumn 67, Issue 1, 2007, Pages 13-32

  Turner, Yoshio ^a   Tamir, Yuval ^b  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b University of California   (United States)

Author keywords

Adaptive routing; Deadlock; Interconnection networks; Virtual circuits

Indexed keywords

ADAPTIVE SYSTEMS; INTEGRATED CIRCUITS; INTERCONNECTION NETWORKS; ROUTERS; TELECOMMUNICATION TRAFFIC; VIRTUAL REALITY;

ADAPTIVE ROUTING; NETWORK RESOURCES; VIRTUAL CIRCUITS;

COMPUTER SYSTEM RECOVERY;

EID: 37849186422     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2006.08.012     Document Type: Article

References (39)

1. Anderson J., Doshi B.T., Dravida S., and Harshavardhana P. Fast restoration of ATM networks. IEEE J. Select. Areas in Comm. 12 1 (1994) 128-138
2. K.V. Anjan, T.M. Pinkston, An efficient, fully adaptive deadlock recovery scheme: DISHA, in: Proceedings of the 22nd Annual International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, 22-24 June 1995, pp. 201-210.
3. Barth Jr. J.E., Dreibelbis J.H., Nelson E.A., Anand D.L., Pomichter G., Jakobsen P., Nelms M.R., Leach J., and Belansek G.M. Embedded DRAM design and architecture for the IBM 0.11-μm ASIC offering. IBM J. Res. Develop. 46 6 (2002)
4. Boden N.J., Cohen D., Felderman R.E., Kulawik A.E., Seitz C.L., Seizovic J.N., and Su W.-K. Myrinet-a Gigabit-per-second local area network. IEEE Micro 15 1 (1995) 29-36
5. Bolding K., Fulgham M., and Snyder L. The case for chaotic adaptive routing. IEEE Trans. Comput. 46 12 (December 1997) 1281-1292
6. S. Borkar, R. Cohn, G. Cox, T. Gross, H. T. Kung, M. Lam, M. Levine, B. Moore, W. Moore, C. Peterson, J. Susman, J. Sutton, J. Urbanski, J. Webb, Supporting systolic and memory communication in iWarp, in: The 17th Annual International Symposium on Computer Architecture, Seattle, WA, 28-31 May 1990, pp. 70-81.
7. R. Cohen, Smooth intentional rerouting and its applications in ATM networks, in: IEEE INFOCOM'94, Toronto, June 1994, pp. 1490-1497.
8. Corbato F.J. A paging experiment with the MULTICS system, Project MAC Memo MAC-M-384 (July 1968), MIT Press, Cambridge, MA
9. Dally W.J., and Aoki H. Deadlock-free adaptive routing in multicomputer networks using virtual channels. IEEE Trans. on Parallel and Distrib. Systems 4 4 (1993) 466-475
10. Dally W.J., and Seitz C.L. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput. C-36 5 (May 1987) 547-553
11. B.V. Dao, S. Yalamanchili, J. Duato, Architectural support for reducing communication overhead in multiprocessor interconnection networks, in: The Third International Symposium on High-Performance Computer Architecture, San Antonio, TX, 1-5 February 1997, pp. 343-352.
12. DePrycker M. Asynchronous Transfer Mode: solution for broadband ISDN. third ed. (1996), Prentice-Hall, New York
13. Duato J. A necessary and sufficient condition for deadlock-free adaptive routing in wormhole networks. IEEE Trans. on Parallel and Distrib. Systems 6 10 (1995) 1055-1067
14. Duato J. A necessary and sufficient condition for deadlock-free routing in cut-through and store-and-forward networks. IEEE Trans. on Parallel and Distrib. Systems 7 8 (August 1996) 841-854
15. J. Duato, Deadlock avoidance and adaptive routing in interconnection networks, in: Proceedings of the Sixth Euromicro Workshop on Parallel and Distributed Processing, Madrid, Spain, 21-23 January 1998, pp. 359-364.
16. Eddington C. InfiniBridge: an InfiniBand channel adapter with integrated switch. IEEE Micro 22 2 (2002) 48-56
17. J. Flinch, M.P. Malumbres, P. Lopez, J. Duato, Performance evaluation of a new routing strategy for irregular networks with source routing, in: The 14th International Conference on Supercomputing, 2000, pp. 34-43.
18. Galles M. Spider: a high-speed network interconnect. IEEE Micro 17 1 (1997) 34-39
19. Gersht A., and Shulman A. Architecture for restorable call allocation and fast VP restoration in mesh ATM networks. IEEE Trans. Comm. 47 3 (1999) 397-403
20. Glass C.J., and Ni L.M. The turn model for adaptive routing. J. Assoc. Comput. Mach. 41 5 (1994) 874-902
21. J.-M. Hsu, P. Banerjee, Hardware support for message routing in a distributed memory multicomputer, in: The 1990 International Conference on Parallel Processing, St. Charles, IL, August 1990.
22. Hsu J.-M., and Banerjee P. Performance measurement and trace driven simulation of parallel CAD and numeric applications on a hypercube multicomputer. IEEE Trans. on Parallel and Distrib. Systems 3 4 (1992) 451-464
23. InfiniBand Trade Organization, InfiniBand Architecture Specification, volume 1, Release 1.0, October 2000 〈www.infinibandta.org〉.
24. Kawamura R., and Ohta H. Architectures for ATM network survivability and their field deployment. IEEE Comm. Mag. 37 8 (1999) 88-94
25. Kim J.H., Liu Z., and Chien A.A. Compressionless routing: a framework for adaptive and fault-tolerant routing. IEEE Trans. on Parallel and Distrib. Systems 8 3 (1997) 229-244
26. Kuo C., Weidner M., Toms T., Choe H., Chang K.-M., Harwood A., Jelemensky J., and Smith P. A 512-kb flash EEPROM embedded in a 32-b microcontroller. IEEE J. Solid-State Circuits 4 (1992)
27. K. Murakami, H.S. Kim, Comparative study on restoration schemes of survivable ATM networks, in: IEEE INFOCOM'97, Kobe, Japan, 1997, pp. 345-352.
28. M. Ohmacht, D. Hoenicke, R. Haring, A. Gara, The eDRAM based L3-Cache of the BlueGene/L supercomputer processor node, in: The 16th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), October 2004.
29. M.J. Pertel, A critique of adaptive routing, Computer Science Technical Report 92-06, California Institute of Technology, Pasadena, CA, June 1992.
30. Petrini F., Feng W.-C., Hoisie A., Coll S., and Frachtenberg E. The Quadrics network: high-performance clustering technology. IEEE Micro 22 1 (2002) 46-57
31. Rubio J.-M.M., López P., and Duato J. FC3D: flow control-based distributed deadlock detection mechanism for true fully adaptive routing in wormhole networks. IEEE Trans. on Parallel and Distrib. Systems 14 8 (2003)
32. Tajibnapis W.D. A correctness proof of a topology information maintenance protocol for a distributed computer network. Comm. ACM 20 7 (1977) 477-485
33. Tamir Y., and Frazier G.L. Dynamically-allocated multi-queue buffers for VLSI communication switches. IEEE Trans. Comput. 41 6 (1992) 725-737
34. Y. Tamir, Y. F. Turner, High-performance adaptive routing in multicomputers using dynamic virtual circuits, in: The Sixth Distributed Memory Computing Conference, Portland, OR, April 1991, pp. 404-411.
35. TOP500 Supercomputer Sites, November 2005 〈www.top500.org〉.
36. Y.F. Turner, High-performance adaptive routing in multicomputers using dynamic virtual circuits, Ph.D. Dissertation, Computer Science Department, Technical Report #TR050022, University of California, Los Angeles, CA, July 2005.
37. Y.F. Turner, Y. Tamir, Connection-based adaptive routing using dynamic virtual circuits, in: International Conference on Parallel and Distributed Computing and Systems, Las Vegas, NV, October 1998, pp. 379-384.
38. Tymes L. Routing and flow control in TYMNET. IEEE Trans. Comm. COM-29 (1981) 392-398
39. A. K. Venkatramani, T. M. Pinkston, J. Duato, Generalized theory for deadlock-free adaptive wormhole routing and its application to Disha Concurrent, in: The 10th International Parallel Processing Symposium, Honolulu, HI, 15-19 April 1996, pp. 815-821.