High-performance adaptive routing in multicomputers using dynamic virtual circuits

6th Distributed Memory Computing Conference, DMCC 1991 - Proceedings

Volumn , Issue , 1991, Pages 404-411

  Tamir, Yuval ^a   Turner, Yoshio F ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MEMORY ARCHITECTURE; PACKET SWITCHING; SEMANTICS; TIMING CIRCUITS;

ADAPTIVE ROUTING; CIRCUIT SWITCHING; CONTROL INFORMATION; HARDWARE SUPPORTS; INTER PROCESSOR COMMUNICATION; INTERMEDIATE NODE; TRANSPORT MECHANISM; VIRTUAL CIRCUIT;

DYNAMICS;

EID: 77649291531     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DMCC.1991.633176     Document Type: Conference Paper

References (18)

1. W. C. Athas and C. L. Seitz, "Multicomputer: Message-Passing Concurrent Computer!!, " Computer 21(8), pp. 9-24 (August 1988).
2. H. G. Badr, D. Gelernter, and S. Podar, "An Adaptive Communications Protocol for Network Computers, " Performance Evaluation 6(1), pp. 35-51 (March 1986).
3. D. Bertsekas and R. Gallager, Data Networks, Prentice Hall (1987).
4. M.-S. Chen, K. G. Shin, and D. D. Kandlur, "Addressing, Routing, and Broadcasting in Hexagonal Mesh Multiprocessors, " IEEE Transactions on Computers 39(1), pp. 10-18 (January 1990).
5. E. Chow, H. Madan, J. Peterson, D. Grunwald, and D. Reed, "Hyperswitch Network for the Hypercube Computer, " 15th Annual International Symposium on Computer Architecture, Honolulu, Hawaii, pp. 90-99 (May 1988).
6. I. Cidon, J. M. Jaffe, and M. Sidi, "Local Distributed Deadlock Detection by Cycle Detection and Clustering, " IEEE Transactions on Software Engineering SE-13(1), pp. 3-14 (January 1987).
7. F. J. Corbato, "A Paging Experiment with the MULTICS System, " Project MAC Memo MAC-M-384, MIT, Cambridge, MA (July 1968).
8. W. J. Dally and C. L. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, " IEEE Transactions on Computers C-36(5), pp. 547-553 (May 1987).
9. J.-M. Hsu and P. Banerjee, "Hardware Support for Message Routing in a Distributed Memory Multicomputer, " 1990 International Conference on Parallel Processing, St. Charles, IL (August 1990).
10. J.-M. Hsu and P. Banerjee, "Performance Measurement and Trace Driven Simulation of Parallel CAD and Numeric Applications on a Hypercube Multicomputer, " 17th Annual International Symposium on Computer Architecture, Seattle, WA, pp. 260-269 (May 1990).
11. J. M. Jaffe and M. Sidi, "Distributed Deadlock Resolution in Store-and-Forward Networks, " Algorithmica 4(3), pp. 417-436 (1989).
12. P. Kermani and L. Kleinrock, "Virtual Cut Through: A New Computer Communication Switching Technique, " Computer Networks 3(4), pp. 267-286 (September 1979).
13. J. Y. Ngai, "A Framework for Adaptive Routing in Multicomputer Networks, " Computer Science Technical Report 89-09, California Institute of Technology, Pasadena, CA (May 1989).
14. D. A. Reed, P. K. McKinley, and M. F. Barr, "Performance Analysis of Switching Strategies, " Proceedings 1987 Symposium on the Simulation of Computer Networks, pp. 130-141 (August 1987).
15. D. A. Reed and R. M. Fujimoto, Multicomputer Networks: Message-Based Parallel Processing, The MJT Press (1987).
16. W. D. Tajibnapis, "A Correctness Proof of a Topology Information Maintenance Protocol for a Distributed Computer Network, " Communications of the ACM 20(7), pp. 477-485 (July 1977).
17. Y. Tamir and J. C. Clio, "Design and Implementation of High-Speed Asynchronous Communication Pons for VLSI Multicomputer Nodes, " International Symposium on Circuits and Systems, Espoo, Finland, pp. 805-809 (June 1988).
18. Y. Tamir and G. L. Frazier, "High-Performance Multi-Queue Buffers for VLSI Communication Switches, " 15lh Annual International Symposium on Computer Architecture, Honolulu, Hawaii, pp. 343-354 (May 1988).