Embedded DRAM design and architecture for the IBM 0.11-μm ASIC offering

IBM Journal of Research and Development

Volumn 46, Issue 6, 2002, Pages 675-688

  Barth Jr , J E ^a   Dreibelbis, J H ^a   Nelson, E A ^a   Anand, D L ^a   Pomichter, G ^a   Jakobsen, P ^a   Nelms, M R ^a   Leach, J ^a   Belansek, G M ^a  

^a IBM MICROELECTRONICS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC RANDOM ACCESS STORAGE; EMBEDDED SYSTEMS; INTEGRATED CIRCUIT LAYOUT; USER INTERFACES;

DRAM DESIGN; IBM (CO); MACRO DESIGN; MACRO OPERATIONS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 4544337317     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.466.0675     Document Type: Review

References (13)

1. J. Dreibelbis, J. Barth, H. Kalter, and R. Kho, "Processor Based Built-in Self Test for Embedded DRAM," IEEE J. Solid-State Circuits 33, No. 11, 1731-1740 (November 1998).
2. T. Yabe, S. Miyano, K. Sato, M. Wada, R. Haga, O. Wada, M. Enkaku, T. Hojyo, K. Mimoto, M. Tazawa, T. Ohkubo, and K. Numata, "A Configurable DRAM Macro Design for 2112 Derivative Organizations to be Synthesized Using a Memory Generator," IEEE J. Solid-State Circuits 33, No. 11, 1752-1757 (November 1998).
3. S. Crowder, R. Hannon, H. Ho, D. Sinitsky, S. Wu, K. Winstel, B. Khan, S. R. Stiffler, and S. S. Iyer, "Integration of Trench DRAM into a High Performance 0.18-μm Logic Technology with Copper BEOL," International Electron Devices Meeting, Digest of Technical Papers, 1998, pp. 1017-1020.
4. T. Obremski, "Advanced Non-Concurrent BIST Architecture for Deep Sub-Micron Embedded DRAM Macros," Ph.D. Dissertation, University of Vermont, Burlington, May 2001.
5. N. Watanabe, F. Morishita, Y. Taito, A. Yamazaki, T. Tanizaki, K. Dosaka, Y. Morooka, F. Igaue, K. Furue, Y. Nagura, T. Komoike, T. Morihara, A. Hachisuka, K. Arimoto, and H. Ozaki, "An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced on Chip Tester," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 2001, pp. 388-389, 469.
6. R. H. Dennard, "Field Effect Transistor Memory," U.S. Patent 3,387,286, June 4, 1968.
7. E. B. Eichelberger and T. W. Williams, "A Logic Design Structure for LSI Testability," J. Design Automat. Fault-Tolerant Comput. 2, 165-178 (May 1978).
8. J. Dreibelbis, J. Barth, H. Kalter, and R. Kho, "Built-In Self Test for Embedded DRAM," Proceedings of the IEEE North Atlantic Test Workshop, West Greenwich, RI, 1997, pp. 19-27.
9. R. McConnell, U. Moller, and D. Richter, "How We Test Siemens' Embedded DRAM Cores," Proceedings of the International Test Conference, 1998, pp. 1120-1125.
10. R. Aitken, "On-Chip Versus Off-Chip Test: An Artificial Dichotomy," Proceedings of the International Test Conference, 1998, p. 1146.
11. J. Dreibelbis, J. Barth, Jr., R. Kho, and T. Kalter, "An ASIC Library Granular DRAM Macro with Built-In Self Test," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 1998, pp. 74-75.
12. H. A. Bonges III, R. D. Adams, A. J. Allen, R. Flaker, K. S. Gray, E. L. Hedberg, W. T. Holman, G. M. Lattimore, D. A. Lavalette, K. Y. T. Nguyen, and A. L. Roberts, "A 576K 3.5ns Access BiCMOS ECL Static Ram with Array Built-In Self Test," IEEE J. Solid-State Circuits 27, No. 4, 649-656 (April 1992).
13. P. Jakobsen, J. Dreibelbis, G. Pomichter, D. Anand, J. Barth, M. Nelms, J. Leach, and G. Belansek, "Embedded DRAM Built In Self Test and Methodology for Test Insertion," Proceedings of the International Test Conference, 2001, pp. 975-984.