Reconfigurable architecture for network flow analysis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 1, 2008, Pages 57-65

  Yusuf, S ^a   Luk, W ^a   Sloman, M ^a   Dulay, N ^a   Lupu, E C ^a   Brown, G ^b  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

^b INDIANA UNIVERSITY   (United States)

Author keywords

Flow analysis; Flow measurement; NetFlow; Network monitor; Network security

Indexed keywords

COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FLOW MEASUREMENT; NETWORK SECURITY;

FLOW ANALYSIS; NETFLOW; NETWORK MONITOR; NETWORK TRAFFIC;

NETWORK ARCHITECTURE;

EID: 37249054297     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.912115     Document Type: Article

References (20)

1. K. G. Anagnostakis et al., "Open packet monitoring on FLAME: Safety, performance and applications," in Proc. 4th Int. Working Conf. Active Netw. (IWAN), 2002, pp. 120-131.
2. D. Nguyen, J. Zambreno, and G. Memik, "Flow monitoring in high-speed networks with 2D hash, tables," Field Program. Logic Appl., vol. 3203, pp. 1093-1097, 2004.
3. E. Kohler et al., "The click modular router," ACM Trans. Comput. Syst., vol. 18, no. 3, pp. 263-297, 2000.
4. M. Necker et al., "TCP-stream reassembly and state tracking in hardware," in Proc. IEEE Field Program. Custom Comput. Mach., 2002, pp. 286-287.
5. V. Paxson, "Automated packet trace analysis of TCP implementations," in Proc. ACM SIGCOMM Conf. Appl., Technol., Arch., Protocols Comput. Commun., 1997, pp. 167-179.
6. G. Memik, S. O. Memik, and W. H. Mangione-Smith, "Design & analysis of a layer seven network processor accelerator using reconfigurable logic," in Proc. IEEE Field-Program. Custom Comput. Mach., 2002, pp. 131-140.
7. T. H. Ptacek and T. N. Newsham, "Insertion, evasion, and denial of service: Eluding network intrusion detection," Secure Networks, Inc., Calgary, AB, Canada, 1998.
8. D. V. Schueler and J. Lockwood, "TCP-splitter: A TCP/IP flow monitor in reconfigurable hardware," in Proc. 10th High Perform. Interconnects Hot Interconnects, 2002, pp. 54-59.
9. J. Gause, P. Y. K. Cheung, and W. Luk, "Reconfigurable shape-adaptive template matching architecture," in Proc. IEEE Field-Program. Custom Comput. Mach., 2002, pp. 98-107.
10. J. van Luteren and T. Engbersen, "Fast and scalable packet classification," in Proc. IEEE Global Commun. Conf., 2003, pp. 560-571.
11. D. Plonka, "University of Wisconsin network performance statistics," University of Wisconsin, Madison, 2004.
12. The WinPcap Team, "WinPcap documentation," 2007 [Online]. Available: winpcap.org
13. LBNL's Network Research Group, Berkeley, CA, "Libpcap," 2007.
14. S. Ostermann, "TCPtrace," Ohio University, Athens, 2003.
15. Celoxica Limited, Abingdon, U.K., "RC300: High performance development and evaluation board," 2003, pp. 1-2.
16. Cisco Systems, San Jose, CA, "Cisco IOS NetFlow-A technical overview," 2006, pp. 1-16.
17. D. Plonka, "FlowScan: A network traffic flow reporting and visualization tool," in Proc. 14th Syst. Admin. Conf., 2000, pp. 305-317.
18. Xilinx, San Jose, CA, "Virtex-4 family overview," Tech. Doc. DS112 (v2.0) Preliminary Product Specification, 2007, pp. 1-8.
19. Xilinx, San Jose, CA, "Virtex-4 configuration guide," Tech. Doc. UG071 (v1.5), 2007, pp. 1-116.
20. Xilinx, San Jose, CA, "Virtex II platform FPGAs: Complete data sheet," Tech. Doc. DS031 (v3.4) Product Sepecification, 2005, pp. 1-318.