Flow monitoring in high-speed networks with 2D hash tables

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3203, Issue , 2004, Pages 1093-1097

  Nguyen, David ^a   Zambreno, Joseph ^a   Memik, Gokhan ^a  

^a Northwestern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STRUCTURES; INTRUSION DETECTION;

FAIR SCHEDULING; FLOW INFORMATIONS; FLOW MONITORING; FPGA TECHNOLOGY; NETWORKING APPLICATIONS; PACKET TRACES; REAL TIME MONITORING; SIMULATION ENVIRONMENT;

HIGH SPEED NETWORKS;

EID: 37249080197     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30117-2_135     Document Type: Conference Paper

References (8)

1. Arsham, H. Time Series Analysis and Forecasting Techniques, http://obelia.jde.aca.mmu.ac.uk/resdesgn/arsham/opre330Forecast.htm
2. Carter, J. and M. Wegman, Universal classes of hash functions. Journal of Computer and System Sciences, 1979, 18: p. 143--154.
3. Cheung, O. Y. H., P. H. W. Leong. Implementation of an FPGA Based Accelerator for Virtual Private Networks. In IEEE International Conference on Field-Programmable Technology (FPT’ 02), Dec. 2002. Hong Kong, China.
4. B. Jenkins, Hash Functions and Block Ciphers, http://www.burtleburtle.net/bob/hash/index.html
5. C. Madson, L. Temoshenko, C. Pellecuru, B. Harrison, and S. Ramakrishnan, IPSec Flow Monitoring MIB Textual Conventions. Mar. 2003, Internet Engineering Task Force.
6. NLANR Project. Network Traffic Packet Header Traces, http://moat.nlanr.net/Traces
7. Synplicity Inc. Synplify Pro: The Most Powerful HDL Synthesis Solution for Multi-Million Gate Programmable Logic Designs, 2000, www.synplify.com
8. Xilinx Inc., SPEEDRouter v1.1 Product Specification. Oct. 2001.