Reverse state reconstruction for sampled microarchitectural simulation

ISPASS 2007: IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2007, Pages 190-199

  Bryan, Paul D ^a   Rosier, Michael C ^a   Conte, Thomas M ^a  

^a NORTH CAROLINA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MICROARCHITECTURAL SIMULATION; PROCESSOR SIMULATION TIMES; REVERSE STATE RECONSTRUCTION;

COMPUTER ARCHITECTURE; COMPUTER RESOURCE MANAGEMENT; COMPUTER SIMULATION; RESPONSE TIME (COMPUTER SYSTEMS); SAMPLING;

PROGRAM PROCESSORS;

EID: 36949004093     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2007.363749     Document Type: Conference Paper

References (20)

1. Burger, D. C., and Austin, T. M. The Simplescalar Toolset, version 2.0. Computer Architecture News, 25(3):13-25, June 1997.
2. Conte, T. M., Hirsch, M. A., and Hwu, W. W. Combining Trace Sampling With Single Pass Methods for Efficient Cache Simulation. IEEE Transactions on Computers, vol. C-47, no. 6, Jun. 1998.
3. Conte, T. M. Systematic computer architecture prototyping. PhD thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana, Illinois, 1992.
4. Conte, T. M., Hirsch, M. A., and Menezes, K. N. Reducing State Loss for Effective Trace Sampling of Superscalar Processors. In Proc of the 1996 International Conference on Computer Design, (Austin, TX), Oct. 1996.
5. EeckHout, L., Luo, Y., Bosschere, K. D., and John, L. K. BLRL: Accurate and Efficient Warmup for Sampled Processor Simulation. The Computer Journal, 2005 Oxford University Press. Vol. 48 (4). 2005. pp. 451-459.
6. Fu, J. W. C., and Patel, J. H. Trace driven simulation using sampled traces. In Proc. 27th Hawaii Int'l. Conf. on System Sciences, (Maui, HI), Jan. 1994.
7. Haskins, J. W., and Skadron, K. Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation. In Proc of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, pp. 195-203, Mar. 2003.
8. Henry, G. T. Practical sampling. Newbury Park, CA: Sage Publications, 1990.
9. Kessler, R. E., Hill, M. D., and Wood, D. A. A comparison of trace-sampling techniques for multi-megabyte caches. IEEE Trans. Comput, vol. C-43, pp. 664-675, June 1994.
10. Laha, S., Patel, J. A., and Iyer, R. K. Accurate low-cost methods for performance evaluation of cache memory systems. IEEE Trans. Comput, vol. C-37, pp. 1325-1336, Feb. 1988.
11. Lauterbach, G. Accelerating architectural simulation by parallel execution. In Proc. 27th Hawaii Int'l. Conf. on System Sciences, (Maui, HI), Jan. 1994.
12. Lui, L., and Peir, J. Cache sampling by sets. IEEE Trans. VLSI Systems, vol. 1, pp. 98-105, June 1993.
13. th Hawaii International Conference on System Sciences, January 1991.
14. McCall, J. C. H. Sampling and statistics handbook for research. Ames, Iowa: Iowa State University Press, 1982.
15. Perelman, E., Hamerly G., and Calder, B. Picking Statistically Valid and Early Simulation Points. In the International Conference on Parallel Architectures and Compilation Techniques, September 2003.
16. Poursepanj. The PowerPC performance modeling methodology. Communications ACM, vol. 37, pp. 47-55, June 1994.
17. Sherwood, T., Perelman, E., Hamerly, G., and Calder, B. Automatically Characterizing Large Scale Program Behavior. In the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002.
18. Wenisch, T. F, Wunderlich, R. E., Falsafi, B., and Hoe, J. C. Simulation Sampling with Live-Points. IEEE International Symposium on Performance Analysis of Systems and Software, Mar. 2006.
19. th ISCA, 2003.
20. Wood, D. A., Hill, M. D., and Kessler, R. E. A model for estimating trace-sample miss ratios. In Proc. ACM SIGMETRICS '91 Conf. on Measurement and Modeling of Comput. Sys., pp. 79-89, May 1991.