메뉴 건너뛰기




Volumn 43, Issue 24, 2007, Pages 1336-1338

SPICE compatible modelling of on-chip coupled interconnects

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; COPPER; MICROPROCESSOR CHIPS; PARAMETER ESTIMATION; SPICE; TIME DOMAIN ANALYSIS;

EID: 36448997062     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:20072620     Document Type: Article
Times cited : (2)

References (7)
  • 1
    • 0035474747 scopus 로고    scopus 로고
    • Characterization and modeling of multiple coupled on-chip interconnects on silicon substrate
    • 0018-9480
    • Zheng, J., Tripathi, V.K., and Weisshaar, A.: ' Characterization and modeling of multiple coupled on-chip interconnects on silicon substrate ', IEEE Trans. Microw. Theory Tech., 2001, 49, (10), p. 1733-1739 0018-9480
    • (2001) IEEE Trans. Microw. Theory Tech. , vol.49 , Issue.10 , pp. 1733-1739
    • Zheng, J.1    Tripathi, V.K.2    Weisshaar, A.3
  • 2
    • 0033742566 scopus 로고    scopus 로고
    • Modelling delay and crosstalk in VLSl interconnect for electrical simulation
    • 0013-5194
    • Maffezzoni, P., and Brambilla, A.: ' Modelling delay and crosstalk in VLSl interconnect for electrical simulation ', Electron. Lett., 2000, 36, (10), p. 862-864 0013-5194
    • (2000) Electron. Lett. , vol.36 , Issue.10 , pp. 862-864
    • Maffezzoni, P.1    Brambilla, A.2
  • 3
    • 33748312331 scopus 로고    scopus 로고
    • Loop based inductance extraction and modeling for multi-conductor on-chip interconnects
    • 10.1109/TED.2005.860655 0018-9383
    • Yu, S., Petranovic, D.M., Krishnan, S., Lee, K., and Yang, C.Y.: ' Loop based inductance extraction and modeling for multi-conductor on-chip interconnects ', IEEE Trans. Electron Devices, 2006, 53, p. 135-145 10.1109/TED.2005.860655 0018-9383
    • (2006) IEEE Trans. Electron Devices , vol.53 , pp. 135-145
    • Yu, S.1    Petranovic, D.M.2    Krishnan, S.3    Lee, K.4    Yang, C.Y.5
  • 4
    • 33845903896 scopus 로고    scopus 로고
    • Wideband lumped element model for on-chip interconnects on lossy silicon substrate
    • Sheng, S., Kumar, R., Rustagi, S.C., Mouthaan, K., and Wong, T.K.S.: ' Wideband lumped element model for on-chip interconnects on lossy silicon substrate ', IEEE RFIC Symp., 2006
    • (2006) IEEE RFIC Symp.
    • Sheng, S.1    Kumar, R.2    Rustagi, S.C.3    Mouthaan, K.4    Wong, T.K.S.5
  • 5
    • 0033896611 scopus 로고    scopus 로고
    • New formulas of interconnect capacitances based on results of conformal mapping method
    • 10.1109/16.817589 0018-9383
    • Stellari, F., and Lacaita, L.A.: ' New formulas of interconnect capacitances based on results of conformal mapping method ', IEEE Trans. Electron Devices, 2000, 47, (1), p. 222-231 10.1109/16.817589 0018-9383
    • (2000) IEEE Trans. Electron Devices , vol.47 , Issue.1 , pp. 222-231
    • Stellari, F.1    Lacaita, L.A.2
  • 6
    • 0036589345 scopus 로고    scopus 로고
    • Accurate closed-form expressions for the frequency-dependent line parameters of on-chip interconnects on lossy silicon substrate
    • 10.1109/TADVP.2002.803267 1521-3323
    • Weisshaar, A., Lan, H., and Luoh, A.: ' Accurate closed-form expressions for the frequency-dependent line parameters of on-chip interconnects on lossy silicon substrate ', IEEE Trans. Adv. Packag., 2002, 25, p. 288-296 10.1109/TADVP.2002.803267 1521-3323
    • (2002) IEEE Trans. Adv. Packag. , vol.25 , pp. 288-296
    • Weisshaar, A.1    Lan, H.2    Luoh, A.3
  • 7
    • 9744239592 scopus 로고    scopus 로고
    • Closed-form expressions for the line-coupling parameters of coupled on-chip interconnects on lossy silicon substrate
    • 0895-2477
    • Cheng-Nan, C.: ' Closed-form expressions for the line-coupling parameters of coupled on-chip interconnects on lossy silicon substrate ', Microw. Opt. Technol. Lett., 2004, 43, (6), p. 495-498 0895-2477
    • (2004) Microw. Opt. Technol. Lett. , vol.43 , Issue.6 , pp. 495-498
    • Cheng-Nan, C.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.