Fast, accurate and detailed NoC simulations

Proceedings - NOCS 2007: First International Symposium on Networks-on-Chip

Volumn , Issue , 2007, Pages 323-332

  Wolkotte, Pascal T ^a   Hölzenspies, Philip K F ^a   Smit, Gerard J M ^a  

^a UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PARAMETER ESTIMATION; ROUTERS; TELECOMMUNICATION TRAFFIC;

BIT ACCURATE SIMULATION; NOC ARCHITECTURE; NOC SIMULATIONS; PARAMETER SPACE;

MICROPROCESSOR CHIPS;

EID: 36348941764     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2007.18     Document Type: Conference Paper

References (19)

1. 4S-project. http://www.smart-chips.com.
2. Open SystemC Iniative OSCI, SystemC documentation. http://www.systemc. org, 2004.
3. International Technology Roadmap for Semiconductors (ITRS'05). Technical report, Semiconductor Industry Association, http://public.itrs.net/, 2005.
4. Arvind et al. RAMP: Research Accelerator for Multiple Processors - a community vision for a shared experimental parallel HW/SW platform. Technical report, MIT, 2005.
5. M. Coppola et al. OCCN: A NoC modeling framework for design exploration. Journal of Systems Architecture: the EUROMICRO Journal, 50(2-3): 129 - 163, 2004.
6. W. J. Dally. Virtual-channel flow control. IEEE Trans. Parallel Distrib. Syst., 3(2):194-205, 1992.
7. J. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks, An Engineering Approach. Morgan Kaufmann Publishers, San Fransisco, CA, USA, revised printing edition, 2003.
8. Emulation and Verification Engineering. ZeBu-XL system emulator, http://www.eve-team.com, 2007.
9. European Telecommunication Standard Institute (ETSI). Broadband Radio Access Networks (BRAN); HIPERLAN Type 2, ETSI TS 101 475 v1.2.2 (2001-02) edition, February 2001.
10. N. Genko et al. A complete network-on-chip emulation framework. In Proceedings of DATE'05, pages 246-251, 2005.
11. K. Goossens et al. A design flow for application-specific networks on chip with guaranteed performance to accelerate soc design and verification. In Proceedings of DATE'05, pages 1182-1187, Washington, DC, USA, 2005. IEEE Computer Society.
12. A. Jalabert et al. xpipesCompiler: A tool for instantiating application specific networks on chip. In Proceedings of DATE'04, Paris, France, Februari 2004.
13. N. K. Kavaldjiev. A run-time reconfigurable Network-on-Chip for streaming DSP applications. PhD thesis, University of Twente, Enschede, The Netherlands, January 2007.
14. T. Kogel et al. A modular simulation framework for architectural exploration of on-chip interconnection networks. In Proceedings of CODES+ISSS'03, pages 7-12, New York, NY, USA, 2003. ACM Press.
15. T. Marescaux et al. Networks on Chip as Hardware Components of an OS for Reconfigurable Systems. In Field-Programmable Logic and Applications, volume 2778/2003 of Lecture Notes in Computer Science, pages 595-605. Springer Berlin / Heidelberg, 2003.
16. E. Rijpkema et al. Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proceedings: Computers and Digital Techniques, 150(5):294-302, sep 2003.
17. M. H. Wiggers et al. Buffer capacities for multi-rate real-time systems with backpressure. In Proceedings of CODES+ISSS'06, pages 10-15, Seoul, Korea, October 2006. ACM Press.
18. P. T. Wolkotte et al. An energy-efficient reconfigurable circuit-switched network-on-chip. In Proceedings of IPDPS'05, Denver, Colorado, USA, April 4-5 2005.
19. P. T. Wolkotte, P. K. F. Hölzenspies, and G. J. M. Smit. Using an FPGA for fast bit accurate SoC simulation. In Proceedings of IPDPS'07, Long Beach, California, USA, March 26-27 2007.