Generation of signed-digit representations for integer multiplication

IEEE Signal Processing Letters

Volumn 11, Issue 8, 2004, Pages 663-665

  Dempster, Andrew G ^a   Macleod, Malcolm D ^b  

^a UNIVERSITY OF WESTMINSTER   (United Kingdom)

^b IEEE   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; MULTIPLYING CIRCUITS; OPTIMIZATION; POLES AND ZEROS; TREES (MATHEMATICS);

EXTRA DIGIT; INTEGER MULTIPLICATION; MULTIPLIER BLOCKS; SIGNED DIGIT REPRESENTATIONS; TREE ALGORITHM;

DIGITAL ARITHMETIC;

EID: 3543054717     PISSN: 10709908     EISSN: None     Source Type: Journal    
DOI: 10.1109/LSP.2004.831725     Document Type: Article

References (12)

1. A. Avizienis, "Signed-digit representation for fast parallel arithmetic," IRE Trans. Electron. Comput., vol. 10, pp. 389-400, Sept. 1961.
2. G. W. Reitweisner, "Binary arithmetic," Adv. Comput., vol. 1, pp. 232-308, 1960.
3. K. Hwang, Computer Arithmetic: Principles, Architecture and Design. New York: Wiley, 1979.
4. P. Pirsch, Architectures for Digital Signal Processing. New York: Wiley, 1998, pp. 61-63.
5. H. L. Garner, "Number systems and arithmetic," Advances in Computers, vol. 6, pp. 131-194, 1965.
6. I.-C. Park and H.-J. Kang, "Digital filter synthesis based on an algorithm to generate all minimal signed digit representations," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1525-1529, Dec. 2002.
7. R. I. Hartley, "Subexpression sharing in filters using canonic signed-digit multipliers," IEEE Trans. Circuits Syst. II, vol. 43, no. 10, pp. 677 688, 1996.
8. R. Pasko et al., "A new algorithm for elimination of common subexpressions," IEEE Trans. Computer-Aided Design, vol. 18, no. 1, pp. 58-68, 1999.
9. M. Potkonjak, M. B. Srivastava, and A. Chandrakasan, "Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE Trans. Computer-Aided Design, vol. 15, no. 2, pp. 151-165, 1996.
10. A. G. Dempster and M. D. Macleod, "Constant integer multiplication using minimum adders," in Proc. Inst. Elect. Eng. Circuits, Devices, and Systems, vol. 141, Oct. 1994, pp. 407-413.
11. A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, vol. 42, no. 9, pp. 569-577, Sept. 1995.
12. O. Gustafsson, A. G. Dempster, and L. Wanhammer, "Extended results for minimum-adder constant integer multipliers," in Proc. ISCAS 2002, Phoenix, AZ, May 2002, pp. 73-76.