Digital filter synthesis based on an algorithm to generate all minimal signed digit representations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 21, Issue 12, 2002, Pages 1525-1529

  Park, In Cheol ^a   Kang, Hyeong Ju ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Canonical signed digit; Filter design; Minimal signed digit; Multiple constant multiplication; Number system

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DIGITAL SIGNAL PROCESSING; FIR FILTERS; INTEGRATED CIRCUITS; PROGRAM COMPILERS; THEOREM PROVING;

MINIMAL SIGNED DIGIT (MSD);

COMPUTER AIDED DESIGN;

EID: 0036912803     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2002.804374     Document Type: Article

References (17)

1. M. Potkonjak, M.B. Srivastava, and A. Chandrakasan, "Efficient substitution of multiple constant multiplication by shifts and additions using iterative pairwise matching," in Proc. 31st ACM/IEEE Design Automation Conf., 1994, pp. 189-194.
2. M. Mehendale, S.D. Sherlekar, and G. Venkatesh, "Synthesis of multiplier-less FIR filters with minimum number of additions," in Proc. IEEE/ACM Int. Conf Computer-Aided Design, 1995, pp. 668-671.
3. R. Paš ko, P. Schaumont, V. Derudder, S. Vernalde, and D. Ïuraèková, "A new algorithm for elimination of common subexpressions," IEEE Trans. Computer-Aided Design, vol. 18, pp. 58-68, Jan. 1999.
4. R.I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers," IEEE Trans. Circuits Syst. II, vol. 43, pp. 677-688, Oct. 1996.
5. H. Samueli, "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," IEEE Trans. Circuits Syst., vol. 36, pp. 1044-1047, July 1989.
6. D. Li, J. Song, and Y.C. Lim, "A polynomial-time algorithm for designing digital filters with power-of-two coefficients," in Proc. 1993 IEEE Int. Symp. Circuits Syst., 1993, pp. 84-87.
7. D.R. Bull and D.H. Horrocks, "Primitive operator digital filters," IEE Proc. G, vol. 138, no. 3, pp. 401-412, 1991.
8. A.G. Dempster and M.D. Macleod, "Use of minimum adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, vol. 42, pp. 569-577, Sept. 1995.
9. T.S. Chang, C.S. Kung, and C.W. Jen, "A simple processor core design for DCT/IDCT," IEEE Trans. Circuits Syst. Video Technol., vol. 10, pp. 439-447, Mar. 2000.
10. J.T. Kim, "Design and implementation of computationally efficient FIR filters and scalable VLSI architectures for discrete wavelet transform," Ph.D. dissertation, Advanced Institute of Science and Technology, Korea, 1998.
11. G.W. Reitweisner, "Binary arithmetic," in Advances in Computers, F.L. Alt, Ed. New York: Academic, 1960, vol. 1, ch. 5, pp. 232-308.
12. K. Hwang, Computer Arithmetic Principles, Architecture and Design: Wiley, 1979.
13. I. Koren, Computer Arithmetic Algorithms. Englewood Cliffs, NJ: Prentice-Hall, 1993.
14. Y.C., Lim, J.B. Evans, and B. Liu, "Decomposition of binary integers into signed power-of-two terms," IEEE Trans. Circuits Syst., vol. 38, pp. 667-672, June 1991.
15. R. Hashemian, "A new method for conversion of a 2's complement to canonic signed digit number system and its representation," in Proc. Asilomar Conf. Signals, Syst., Computers, 1997, pp. 904-907.
16. H.J. Kang. Relationship between CSD and MSD. [Online]. Available: http://ics.kaist.ac.kr/̃dk/CSDandMSD.pdf.
17. E. Horowitz and S. Sahni, Fundamentals of Computer Algorithms. Rockville, MD: Computer Sci., 1978.