Ultra-fast and efficient algorithm for energy optimization by gradient-based stochastic voltage and task scheduling

ACM Transactions on Design Automation of Electronic Systems

Volumn 12, Issue 4, 2007, Pages

  Gorjiara, Bita ^a,c   Bagherzadeh, Nader ^a,c   Chou, Pai H ^a,b,c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^c University of California at Irvine   (United States)

Author keywords

Power management; Slack distribution; Voltage and task scheduling

Indexed keywords

POWER MANAGEMENT; SLACK DISTRIBUTION; SYSTEM-LEVEL DESIGN TOOLS; VOLTAGE AND TASK SCHEDULING;

HEURISTIC ALGORITHMS; OPTIMIZATION; PROBLEM SOLVING; REAL TIME SYSTEMS; STOCHASTIC CONTROL SYSTEMS; VOLTAGE MEASUREMENT;

ENERGY CONSERVATION;

EID: 35148813220     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1278349.1278352     Document Type: Article

References (24)

1. ABDI, S., PENG, J., YU, H., SHIN, D., GERSTLAUER, A., DOEMER, R., AND GAJSKI, D. 2003. Systemon-Chip Environment (SCE Version 2.2.0 Beta): Tutorial. Tech. rep. CECS-TR-03-41, CECS, University of California Irvine.
2. ANDREI, A., SCHMITZ, M., ELES, P., PENG, Z., AND AL-HASHIMI, B. 2005. Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. IEE Proceedings-Computers and Digital Techniques 152, 1, 28-38.
3. ANDREI, A., SCHMITZ, M., ELES, P., PENG, Z., AND AL-HASHIMI, B. M. 2004. Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In Proceedings of DATE. IEEE Computer Society, Los Alamitos, CA.
4. BAMBHA, N. K., BHATTACHARYYA, S. S., TEICH, J., AND ZITZLER, E. 2001. Hybrid global/local search strategies for dynamic voltage scaling in embedded multiprocessors. In Proceedings of CODES. ACM Press, New York, NY, 243-248.
5. CAI, L., GERSTLAUER, A., AND GAJSKI, D. 2003. Retargetable profiling for rapid, early system-level design space exploration. Tech. rep. CECS-TR-04-04, CECS, University of California Irvine. October.
6. DICK, R. P. AND JHA, N. K. 1999. MOCSYN: Multiobjective core-based single-chip system synthesis. In Proceedings of Design, Automation and Test in Europe. IEEE Computer Society, Los Alamitos, CA, 263.
7. EUROPEAN TELECOMMUNICATION STANDARDS INSTITUTE (ETSI). 1996. Digital cellular telecommunications system; enhanced full rate (EFR) speech transcoding (GSM 06.60).
8. GAJSKI, D. D., ZHU, J., DÖMER, R., GERSTLAUER, A., AND ZHAO, S. 2000. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, Boston, MA.
9. GAREY, M. R. AND JOHNSON, D. S. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman and Company, New York, NY. GORJIARA, B. 2004. http://www.ece.uci. adu/'bgorjiar.
10. GORJIARA, B., BAGHERZADEH, N., AND CHOU, P. 2004. An efficient voltage scaling algorithm for complex socs with few number of voltage modes. In Proceedings of ISLPED. IEEE Computer Society, Los Alamitos, CA, 381-386.
11. GORJIARA, B., CHOU, P., BAGHERZADEH, N., JENSEN, D., AND RESHADI, M. 2004. Fast and efficient voltage scheduling by evolutionary slack distribution. In Proceedings of ASP-DAC. IEEE Computer Society, Los Alamitos, CA, 381-386.
12. GRUTAN, F. AND KUCHCINSKI, K. 2001. LEneS: Task scheduling for low-energy systems using variable supply voltage processors. In Proceedings of ASP-DAC. ACM Press, New York, NY, 449-455.
13. INTEL. 2007. Intel XScale microarchitecture. http://developer.intel.com/design/ intelxscale.
14. JEJURIKAR, R. AND GUPTA, R. 2004. Dynamic voltage scaling for system-wide energy minimization in real-time embedded systems. In Proceedings of ISLPED. IEEE Computer Society, Los Alamitos, CA, 78-81.
15. LEUNG, L.-F., TSUI, C.-Y., AND KI, W.-H. 2004. Minimizing energy consumption of multipleprocessor-core systems with simultaneous task allocation, scheduling and voltage assignment. In Proceedings of ASPDAC. ACM Press, New York, NY.
16. LUO, J. AND JHA, N. K. 2003. Power-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems. In Proceedings of International Conference on VLSI Design (VLSI'03). IEEE Computer Society, Los Alamitos, CA, 369-375.
17. MARTIN, S. M., FLAUTNER, K., MUDGE, T., AND BLAAUW, D. 2002. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessor under dynamic workload. In Proceedings of ICCAD. ACM Press, New York, NY, 721-725.
18. SCHMITZ, M. AND AL-HASHIMI, B. 2001. Considering power variations of DVS processing elements for energy minimisation in distributed systems. In Proceedings of ISSS. ACM Press, New York, NY, 250-255.
19. SCHMITZ, M. T., AL-HASHIMI, B. M., AND ELES, R 2002. Energy-efficient mapping and scheduling for DVS enabled distributed embedded systems. In Proceedings of DATE. IEEE Computer Society, Los Alamitos, CA.
20. SCHMITZ, M. T., AL-HASHIMI, B. M., AND ELES, R 2004. System-Level Design Techniques for EnergyEfficient Embedded Systems. Kluwer Academic Publishers, Buston, MA.
21. SPALL, J. C 2003. Introduction to Stochastic Search and Optimization. John Wiley & Sons, Inc., New York. NY
22. VON WEYMARN, M. 2001. Development of a specification model of the EFR vocoder. Tech. rep. ICS-TR-01-35, University of California Irvine.
23. ZHANG, Y., HU, X. S., AND CHEN, D. Z. 2002. Task scheduling and voltage selection for energy minimization. In Proceedings of DAC. ACM Press, New York, NY.
24. ZHANG, Y., HU, X. S., AND CHEN, D. Z. 2003. Energy minimization of real-time tasks on variable voltage processors with transition energy overhead. In Proceedings of ASP-DAC03. ACM Press, New York, NY, 65-70.