Simultaneous timing driven clustering and placement for FPGAs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3203, Issue , 2004, Pages 158-167

  Chen, Gang ^a   Cong, Jason ^a  

^a Engineering IV   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

CLUSTERING SOLUTIONS; LONGEST PATH; NET WEIGHTING; PLACEMENT ALGORITHM; STATE OF THE ART; TIMING-DRIVEN; WIRE LENGTH;

CLUSTERING ALGORITHMS;

EID: 35048871519     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30117-2_18     Document Type: Article

References (24)

1. V. Betz and J. Rose, "VPR: A New Packing, Placement and Routing Tool for FPGA Research," International Workshop on Field Programmable Logic and Application, pp. 213-222, 1997
2. V. Betz, "Architecture and CAD for Speed and Area Optimization of FPGAs," Ph. D. Dissertation, University of Toronto, 1998
3. V. Betz, J. Rose and A. Marquardt, "Architecture and CAD for Deep-Submicron FPGAs," Kluwer Academic Publishers, February 1999
4. E. Bozorgzadeh, S. Ogrenci and M. Sarrafzadeh, "Routability-Driven Packing for Cluster-Based FPGAs," ASPDAC, Yokohama, Japan, 2001
5. Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov, "Can Recursive Bisection Alone Produce Routable Placements?" ACM/IEEE Design Automation Conference, pp. 477-482, 2000
6. T. Chan, J. Cong, T. Kong and J. Shinnerl, "Multilevel Optimization for Large-scale Circuit Placement," Proc. IEEE International Conference on Computer Aided Design, San Jose, California, pp. 171-176, November 2000
7. C.-C. Chang, J. Cong, D. Pan, and X. Yuan, "Multilevel Global Placement with Congestion Control," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 4, pp. 395-409, July 2002
8. C. Cheng, "RISA: Accurate and Efficient Placement Routability Modeling," IEEE/ACM International Conference on Computer-Aided Design, pp. 690-695, 1994
9. J. Cong and Y. Ding, "FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs", IEEE Trans. on Computer-Aided Design, vol. 13, no. 1, pp. 1-12, January 1994
10. J. Cong, H. Li and C. Wu "Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization," Proc. 36th ACM/IEEE Design Automation Conf., New Orleans, Louisiana, pp. 460-465, June 1999
11. A. Dunlop and B. Kernighan, "A Procedure for Placement of Standard-Cell VLSI Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 4:92-98, January 1985
12. H. Eisenmann and F.M. Johannes, "Generic Global Placement and Floorplanning," ACM/IEEE Design Automation Conference, pp. 269-274, 1998
13. S-W Hur and J. Lillis, "Mongrel: Hybrid Techniques for Standard Cell Placement," IEEE/ACM International Conference on Computer-Aided Design, pp 165-170, 2000
14. S.S. Kirkpatrick, C. Gelatt and M. Vecchi, "Optimization by Simulated Annealing," Science, pp. 671-680, May 13, 1983
15. J.M. Kleinhans, G. Sigl, F.M. Johannes and K.J. Antreich, "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 10:356-365, 1991
16. T. Kong, "A Novel Net Weighting Algorithm for Timing-driven Placement," IEEE/ACM International Conference on Computer-Aided Design, pp. 172-176, 2002
17. A. Marquardt, V. Betz and J. Rose, "Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density," ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, pp. 37-46, 1999
18. A. Marquardt, V. Betz and J. Rose, "Timing-Driven Placement for FPGAs," ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, pp. 203-213, February 2000
19. E. Sentovich, K. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R. Brayton and A. Sangiovanni-Vincentelli, "SIS: A System for Sequential Circuit Synthesis," Electronics Research Laboratory, Memorandum No. UCB/ERL M92/41, 1992
20. G. Sigl, K. Doll and P.M. Johannes, "Analytical Placement: A Linear or a Quadratic Objective Function?" ACM/IEEE Design Automation Conference, pp. 427-432, 1991
21. W. Swartz and C. Sechen, "Timing Driven Placement for Large Standard Cell Circuits," ACM/IEEE Design Automation Conference, pp. 211-215, 1995
22. M. Wang, X. Yang and M. Sarrafzadeh, "Dragon2000: Standard-Cell Placement Tool For Large Industry Circuits," IEEE/ACM International Conference on Computer-Aided Design, pp. 260-263, 2000
23. K. Zhong and S. Dutt, "Effective Partitioning-Driven Placement with Simultaneous Level Processing and Global Net Views," Proc. IEEE International Conference on Computer Aided Design, San Jose, California, pp. 254-259, November 2000
24. http://www.eecg.toronton.edu/∼vaughn/challenge/challenge.html, "The FPGA Place-and-Route Challenge"