-
1
-
-
84949189232
-
The MOLEN ρμ-Coded Processor
-
Belfast, UK: Springer-Verlag Lecture Notes in Computer Science (LNCS), Aug
-
S. Vassiliadis, S. Wong, and S. Cotofana, "The MOLEN ρμ-Coded Processor," in 11th International Conference on Field Programmable Logic and Applications (FPL), vol. 2147. Belfast, UK: Springer-Verlag Lecture Notes in Computer Science (LNCS), Aug 2001, pp. 275-285.
-
(2001)
11th International Conference on Field Programmable Logic and Applications (FPL)
, vol.2147
, pp. 275-285
-
-
Vassiliadis, S.1
Wong, S.2
Cotofana, S.3
-
2
-
-
0031376640
-
The Chimaera Reconfigurable Functional Unit
-
Napa, California
-
S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao, "The Chimaera Reconfigurable Functional Unit," in Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, Napa, California, 1997, pp. 87-96.
-
(1997)
Proc. IEEE Symp. on Field-Programmable Custom Computing Machines
, pp. 87-96
-
-
Hauck, S.1
Fry, T.W.2
Hosler, M.M.3
Kao, J.P.4
-
3
-
-
14244251751
-
Hardware/Software Design Space Exploration for a Reconfigurable Processor
-
A. L. Rosa, L. Lavagno, and C. Passerone, "Hardware/Software Design Space Exploration for a Reconfigurable Processor," in Proc. of the DATE 2003, 2003, pp. 570-575.
-
(2003)
Proc. of the DATE 2003
, pp. 570-575
-
-
Rosa, A.L.1
Lavagno, L.2
Passerone, C.3
-
4
-
-
85013607448
-
Napa C: Compiling for a Hybrid RISC/FPGA Architecture
-
Napa, California, April
-
M. Gokhale and J. Stone, "Napa C: Compiling for a Hybrid RISC/FPGA Architecture," in Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, Napa, California, April 1998, pp. 126-137.
-
(1998)
Proc. IEEE Symp. on Field-Programmable Custom Computing Machines
, pp. 126-137
-
-
Gokhale, M.1
Stone, J.2
-
5
-
-
0042697360
-
IP-Reusable 32-Bit VLIW. Rise Core
-
Villah, Austria, Sep
-
F. Campi, R. Canegallo, and R. Guerrieri, "IP-Reusable 32-Bit VLIW. Rise Core," in Proc. of the 27th European Solid-State Circuits Conference, Villah, Austria, Sep 2001, pp. 456-459.
-
(2001)
Proc. of the 27th European Solid-State Circuits Conference
, pp. 456-459
-
-
Campi, F.1
Canegallo, R.2
Guerrieri, R.3
-
6
-
-
0033718671
-
A C Compiler for a Processor with a Reconfigurable Functional Unit
-
Montery, California, USA
-
Z. Ye, N. Shenoy, and P. Banerjee, "A C Compiler for a Processor with a Reconfigurable Functional Unit," in ACM/SIGDA Symposium on FPGAs, Montery, California, USA, 2000, pp. 95-100.
-
(2000)
ACM/SIGDA Symposium on FPGAs
, pp. 95-100
-
-
Ye, Z.1
Shenoy, N.2
Banerjee, P.3
-
7
-
-
79955133514
-
Field-Programmable Custom Computing Machines - A Taxonomy
-
Montpellier, France: Springer-Verlag Lecture Notes in Computer Science (LNCS), Sep
-
M. Sima, S. Vassiliadis, S.Cotofana, J. van Eijndhoven, and K. Vissers, "Field-Programmable Custom Computing Machines - A Taxonomy," in 12th International Conference on Field Programmable Logic and Applications (FPL), vol. 2438. Montpellier, France: Springer-Verlag Lecture Notes in Computer Science (LNCS), Sep 2002, pp. 79-88.
-
(2002)
12th International Conference on Field Programmable Logic and Applications (FPL)
, vol.2438
, pp. 79-88
-
-
Sima, M.1
Vassiliadis, S.2
Cotofana, S.3
Van Eijndhoven, J.4
Vissers, K.5
-
8
-
-
35048831851
-
Loading ρμ-code: Design Considerations
-
Samos, Greece, Jul
-
G. Kuzmanov, G. Gaydadjiev, and S. Vassiliadis, "Loading ρμ-code: Design Considerations," in International Workshop on Systems, Architecture, Modeling and Simulation (SAMOS), Samos, Greece, Jul 2003.
-
(2003)
International Workshop on Systems, Architecture, Modeling and Simulation (SAMOS)
-
-
Kuzmanov, G.1
Gaydadjiev, G.2
Vassiliadis, S.3
-
9
-
-
84944270503
-
Compiling for the Molen Programming Paradigm
-
Lissabon, Portugal, Sep
-
E. Moscu Panainte, K. Bertek, and S. Vassiliadis, "Compiling for the Molen Programming Paradigm," in 13th International Conference on Field Programmable Logic and Applications (FPL), Lissabon, Portugal, Sep 2003.
-
(2003)
13th International Conference on Field Programmable Logic and Applications (FPL)
-
-
Moscu Panainte, E.1
Bertek, K.2
Vassiliadis, S.3
-
10
-
-
0002517538
-
MMX Technology Extension to the Intel Architecture
-
August
-
A. Peleg and U. Weiser, "MMX Technology Extension to the Intel Architecture," IEEE Micro, vol. 16, no. 4, pp. 42-50, August 1996.
-
(1996)
IEEE Micro
, vol.16
, Issue.4
, pp. 42-50
-
-
Peleg, A.1
Weiser, U.2
-
11
-
-
0024013815
-
The IBM System/370 vector architecture: Design considerations
-
A. Padegs, B. B. Moore, R. M. Smith, and W. Buchholz, "The IBM System/370 vector architecture: Design considerations," IEEE Transactions on Computers, vol. 37, pp. 509-520, 1988.
-
(1988)
IEEE Transactions on Computers
, vol.37
, pp. 509-520
-
-
Padegs, A.1
Moore, B.B.2
Smith, R.M.3
Buchholz, W.4
-
12
-
-
0022990940
-
The IBM System/370 vector architecture
-
W. Buchholz, "The IBM System/370 vector architecture," IBM Systems Journal, vol. 25, no. 1, pp. 51-62, 1986.
-
(1986)
IBM Systems Journal
, vol.25
, Issue.1
, pp. 51-62
-
-
Buchholz, W.1
|