Power-efficient decision-feedback equalizers for multi-Gb/s CMOS serial links (invited)

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2007, Pages 507-510

  Bulzacchelli, John F ^a   Rylyakov, Alexander V ^a   Friedman, Daniel J ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

CMOS; Decision feedback equalizers; High speed I O; Low power; Receivers; Serial links

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; DECISION MAKING; ENERGY DISSIPATION; SIGNAL DISTORTION;

PARALLEL DATA PATHS; POWER EFFICIENCY; SWITCHED-CAPACITOR CIRCUIT;

DECISION FEEDBACK EQUALIZERS;

EID: 34748876506     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2007.380934     Document Type: Conference Paper

References (9)

1. T. Beukema et al., "A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2633-2645, Dec. 2005.
2. R. Payne et.al., "A 6.25-Gb/s binary transceiver in 0.13-μm CMOS for serial data transmission across high loss legacy backplane channels," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2646-2657, Dec. 2005.
3. K. Krishna et al., "A multigigabit backplane transceiver core, in 013-μm CMOS, with a power-efficient equalization architecture," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2658-2666, Dec. 2005.
4. J. F. Bulzaeehelli et al., "A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS technology," IEEE I. Solid-State Circuits, vol. 41, no. 12, pp. 2885-2900, Dec. 2006.
5. S. Kasturia and J. H. Winters, "Techniques for high-speed implementation of nonlinear cancellation," IEEE J. Sel. Areas Commun., vol. 9, no. 5, pp. 711-717, June 1991.
6. K.-L. Wong, A. Rylyakov, and C.-K. Yang, "A 5-mW 6-Gb/s quarter-rate, sampling receiver with a 2-tap DFE using soft decisions," IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp. 190-191, June 2006.
7. A. Emarni-Neyestanak et al., "A low-power receiver with switched-capacitor summation DFE," IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp. 192-193, June 2006.
8. M. Park, J. Bulzaeehelli, M. Beakes, and D. Friedman, "A 7Gb/s 9.3mW 2-tap current-integrating: DFE receiver," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 230-231, Feb. 2007.
9. S. Sidiropoulos and M. Horowitz, "A 700-Mb/s/pin CMOS, signaling interface using current integrating receivers," IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 681-690, May 1997.