Multitasking support for dynamically reconfigurable systems

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 219-224

  Hinkelmann, Heiko ^a   Gunberg, Andreas ^a   Zipf, Peter ^a   Indrusiak, Leandro Soares ^a   Glesner, Manfred ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL SYSTEMS; EMBEDDED SYSTEMS; FOOD PRESERVATION; FUZZY LOGIC; INTEGRATED CIRCUITS; MULTITASKING;

APPLIED (CO); CONTROL TECHNIQUES; COST PENALTY; DYNAMICALLY RECONFIGURABLE SYSTEMS (DRS); FIELD PROGRAMMABLE LOGIC (FPL); HARDWARE RESOURCES; HIGH EFFICIENCY; INTERNAL STATES; INTERNATIONAL CONFERENCES; REAL-TIME SYSTEMS; RECONFIGURABLE HARDWARE (RH); RECONFIGURABLE SYSTEMS; SYSTEM CONTROL;

REAL TIME SYSTEMS;

EID: 34548828421     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311217     Document Type: Conference Paper

References (9)

1. K. Kim, R. Karri, and M. Potkonjak, "Micropreemption Synthesis: An Enabling Mechanism for Multitask VLSI Systems," in IEEE Transactions on Computer-aided design of integrated circuits and systems, vol. 25, January 2006.
2. J. Noguera and R. M. Badia, "Multitasking on Reconfigurable Architectures: Microarchitecture Support and Dynamic Scheduling," in ACM Transactions on Embedded Computing Systems, vol. 3, May 2004.
3. J. Resano, D. Mozos, D. Verkest, F. Catthoor, and S. Vernalde, "Specific Scheduling Support to Minimize the Reconfiguration Overhead of Dynamically Reconfigurable Hardware," in Design Automation Conference, 2004.
4. L. Levinson, R. Männer, M. Sessler, and H. Simmler, "Preemptive Multitasking on FPGAs," in IEEE Symposium on Field-Programmable Custom Computing Machines, 2000.
5. T. Pionteck, T. Staake, T. Stiefmeier, L. D. Kabulepa, and M. Glesner, "Design of a Reconfigurable AES Encryption/Decryption Engine for Mobile Terminals," in IEEE International Symposium on Circuits and Systems, 2004.
6. T. Pionteck and M. Glesner, "On the Design of a Dynamically Reconfigurable Function-Unit for Error Detection and Correction," in IFIP VLSI-SoC, 2005.
7. H. Hinkelmann, T. Pionteck, O. Kleine, and M. Glesner, "Prozessorintegration und Speicheranbindung dynamisch rekonfigurierbarer Funktionseinheiten," in 18th International Conference on Architecture of Computing Systems, Workshop on Dynamically Reconfigurable Systems, 2005.
8. J. Gaisler, "Leon2 Processor User's Manual, Version 1.0.21 XST Edition," Gaisler Research, 〈http://www.gaisler.com〉, Nov. 2003.
9. R. Enzler, C. Plessl, and M. Platzner, "Co-simulation of a Hybrid Multi-Context Architecture," in 3rd Int. Conf. on Engineering of Reconfigurable Systems and Algorithms, 2003.