Bandwidth mismatch correction for a two-channel time-interleaved A/D converter

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 1705-1708

  Satarzadeh, Patrick ^a   Levy, Bernard C ^a   Hurst, Paul J ^a  

^a University of California Davis   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CHANNEL CAPACITY; CIRCUIT SIMULATION; FIR FILTERS; SPECTRUM ANALYSIS; TIME DOMAIN ANALYSIS;

BANDWIDTH MISMATCH; DIGITAL DOMAIN CORRECTION; SINGLE CORRECTION FILTER; TIME-INTERLEAVED CONVERTERS;

ANALOG TO DIGITAL CONVERSION;

EID: 34548819380     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.377922     Document Type: Conference Paper

References (15)

1. K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jewett, J. Pernillo, C. Tan, and A. Montijo, "A 20GS/s 8b ADC with a 1MB memory in 0.18μm CMOS," in Digest Tech. Papers 2003 IEEE Internat. Solid State Conf., (San Francisco, CA), p. 18.1, Feb. 2003.
2. W. C. Black, Jr. and D. A. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol. 15, pp. 1022-1029, Dec. 1980.
3. A. Petraglia and S. K. Mitra, "Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer," IEEE Trans. Instrum. Meas., vol. 40, pp. 831-835, Oct. 1991.
4. N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," IEEE Trans. Circuits Syst. I, vol. 48, pp. 261-271, Mar. 2001.
5. D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, "A digital background calibration technique for time-interleaved analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1904-1911, Dec. 1998.
6. S. M. Jamal, D. Fu, M. P. Singh, P. J. Hurst, and S. H. Lewis, "Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter," IEEE Trans. Circuits Syst. I, vol. 51, pp. 130-139, Jan. 2004.
7. J. Elbornsson, F. Gustafsson, and J.-E. Eklund, "Blind adaptive equalization of mismatch errors in time interleaved A/D converter system," IEEE Trans. Circuits Syst. I, vol. 51, pp. 151-158, Jan. 2004.
8. S. Huang and B. C. Levy, "Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved A/D converters," IEEE Trans. Circuits Syst. I, vol. 53, pp. 1278-1288, June 2006.
9. K. Poulton, J. Corcoran, and T. Hornak, "A 1-GHz 6-bit ADC system," IEEE J. Solid-State. Circuits, vol. 22, pp. 962-970, Dec. 1987.
10. Z. Liu, M. Furuta, and S. Kawahito, "Simultaneous compensation of RC mismatch and clock skew in time-interleaved S/H circuits," IEICE Trans. Electronics, vol. E89-C, pp. 710-716, June 2006.
11. T.-H. Tsai, P. J. Hurst, and S. H. Lewis, "Bandwidth mismatch and its correction in time-interleaved analog-to-digital converters," IEEE Trans. Circuits Syst. II, vol. 53, pp. 1133-1137, Oct. 2006.
12. M. Lobo, L. Vandenberghe, S. Boyd, and H. Lebrel, "Applications of second-order cone programming," Linear Algebra and its Applications, vol. 284, pp. 193-228, Nov. 1998.
13. D. P. Scholnik, "Mixed-norm FIR filter optimization using second-order cone programming," in Proc. 2002 IEEE Int. Conf. Acoustic, Speech, and Signal Processing, vol. 2, (Orlando, FL), pp. 1525-1528, May 2002.
14. S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge, MA: Cambridge University Press, 2004.
15. D. Bertsekas, A. Nedic, and A. E. Ozdaglar, Convex Analysis and Optimization. Nashua, NH: Athena Scientific, 2003.