Model-guided empirical optimization for multimedia extension architectures: A case study

Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM

Volumn , Issue , 2007, Pages

  Chen, Chun ^a   Shin, Jaewook ^b   Kintali, Shiva ^c   Chame, Jacqueline ^a   Hall, Mary ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b ARGONNE NATIONAL LABORATORY   (United States)

^c Georgia Institute of Technology

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; CODES (SYMBOLS); COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; DIGITAL LIBRARIES; HIERARCHICAL SYSTEMS; INPUT OUTPUT PROGRAMS; OPTIMIZATION; PARALLEL PROGRAMMING; PROGRAM COMPILERS;

ATLAS SELF-TUNING LIBRARY; INTEL COMPILER; MKL LIBRARY; SIMD COMPUTE ENGINES; SUPERWORD REGISTERS; TLB;

MULTIMEDIA SERVICES;

EID: 34548807203     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2007.370641     Document Type: Conference Paper

References (37)

1. A. Bik, M. Girkar, P. Grey, and X. Tian. Automatic intra-register vectorization for the intel architecture. International Journal of Parallel Programming, 30(2):65-98, Apr. 2002.
2. J. Bilmes, K. Asanović, C.-W. Chin, and J. Demmel. Optimizing matrix multiply using PHiPAC: a portable, high-performance, ANSI C coding methodology. In Proceedings of the 1997 A CM International Conference on Supercomputing, June 1997.
3. S. Carr and K. Kennedy. Improving the ratio of memory operations to floating-point operations in loops. ACM Transactions on Programming Languages and Systems, 16(6):1768-1810, Nov. 1994.
4. S. Carr, K. S. McKinley, and C.-W. Tseng. Compiler optimizations for improving data locality. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI), Oct. 1994.
5. S. Chatterjee, E. Parker, P. J. Hanlon, and A. R. Lebeck. Exact analysis of the cache behavior of nested loops. In Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, June 2001.
6. C. Chen, J. Chame, and M. W. Hall. Combining models and guided empirical search to optimize for multiple levels of the memory hierarchy. In Proceedings of the International Symposium on Code Generation and Optimization, Mar. 2005.
7. G. Cheong and M. Lam. An optimizer for multimedia, instruction sets. In The Second SUIF Compiler Workshop, Stanford University, USA, Aug. 1997.
8. K. D. Cooper, P. J. Schielke, and D. Subramanian. Optimizing for reduced code space using genetic algorithms. In Proceedings of ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES'99), May 1999.
9. A. Eichenberger, P. Wu, and K. O'Brien. Vectorization for short simd architectures with alignment constraints. In Proceedings of the Conference on Programming Language Design and Implementation, June 2006.
10. M. Frigo. A fast Fourier transform compiler. In Proceedings of A CM SIGPLAN Conference on Programming Language Design and Implementation, May 1999.
11. S. Ghosh, M. Martonosi, and S. Malik. Precise miss analysis for program transformations with caches of arbitrary associativity. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), Oct. 1998.
12. K. Goto and R. van de Geijn. High-performance implementation of the level-3 BLAS. Technical Report TR-06-23, Department of Computer Science, University of Texas at Austin, 2006.
13. P. M. W. Knijnenburg, T. Kisuki, K. Gallivan, and M. F. P. O'Boyle. The effect of cache models on iterative compilation for combined tiling and unrolling. Concurrency and Computation: Practice and Experience, 16(2-3):247-270, Mar. 2004.
14. A. Krall and S. Lelait. Compilation techniques for multimedia processors. International Journal of Parallel Programming, 28(4):347-361, 2000.
15. S. Larsen and S. Amarasinghe. Exploiting superword level parallelism with multimedia instruction sets. In Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, June 2000.
16. S. Larsen, E. Witchel, and S. Amarasinghe. Increasing and detecting memory address congruence. In International Conference on Parallel Architectures and Compilation Techniques, Sept. 2002.
17. R. Lee. Subword parallelism with max2. ACM/IEEE international symposium on Microarchitecture, 16(4):51-59, Aug. 1996.
18. S.-W. Liao. SUIF Explorer: An Interprocedural and Interactive Parallelizer. PhD thesis, Dept. of Computer Science, Stanford, Aug. 2000.
19. N. Mitchell, K. Högstedt, L. Carter, and J. Ferrante. Quantifying the multi-level nature of tiling interactions. In Proceedings of the 10th International Workshop on Languages and Compilers for Parallel Computing, Aug. 1997.
20. D. Nuzman, I. Rose, and A. Zaks. Optimizing data permutations for simd devices. In Proceedings of the Conference on Programming Language Design and Implementation, June 2006.
21. G. Pike and P. N. Hilfinger. Better tiling and array contraction for compiling scientific programs. In Proceedings of Supercomputing '02, Nov. 2002.
22. P. Ranganathan, S. Adve, and N. Jouppi. Performance of image and video processing with general-purpose processors and media, ISA extensions. In International Symposium on Computer Architecture, May 1999.
23. G. Ren, P. Wu, and D. Padua. Optimizing data permutations for simd devices. In Proceedings of the Conference on Programming Language Design and Implementation, June 2006.
24. G. Rivera and C.-W. Tseng. Data transformations for eliminating conflict misses. In Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, June 1998.
25. J. Shin. Compiler Optimizations for Architectures Supporting Superword-level Parallelism. PhD thesis, Dept. of Computer Science, USC, Aug. 2005.
26. J. Shin, J. Chame, and M. W. Hall. Compilercontrolled caching in superword register files for multimedia extension. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Sept. 2002.
27. J. Shin, M. W. Hall, and J. Chame. Superword-level parallelism in the presence of control flow. In Proceedings of the International Symposium on Code Generation and Optimization, Mar. 2005.
28. B. Singer and M. Veloso. Stochastic search for signal processing algorithm optimization. In Proceedings of Supercomputing '01, Nov. 2001.
29. N. Sreraman and R. Govindarajan. A vectorizing compiler for multimedia extensions. International Journal of Parallel Programming, 2000.
30. M. Stephenson, S. Amarasinghe, M. Martin, and U.-M. O'Reilly. Meta optimization: Improving compiler heuristics with machine learning. In Proceedings of A CM SIGPLAN Conference on Programming Language Design and Implementation, June 2003.
31. O. Temam, E. D. Granston, and W. Jalby. To copy or not to copy: A compile-time technique for assessing when data copying should be used to eliminate cache conflicts. In Proceedings of Supercomputing '93, Nov. 1993.
32. X. Vera, J. Abella, A. González, and J. Llosa. Optimizing program locality through CMEs and GAs. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Sept. 2003.
33. R. C Whaley, A. Petitet, and J. J. Dongarra. Automated empirical optimization of software and the ATLAS project. Parallel Computing, 27(1-2):3-35, Jan. 2001.
34. M. E. Wolf and M. S. Lam. A data locality optimizing algorithm. In Proceedings of ACM SIGPLAN Conference, on Programming Language. Design and Implementation, June 1991.
35. M. E. Wolf, D. E. Maydan, and D.-K. Chen. Combining loop transformations considering caches and scheduling. In Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 1996.
36. J. Xiong, J. Johnson, R. Johnson, and D. Padua. SPL: A language and compiler for DSP algorithms. In Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, June 2001.
37. K. Yotov, K. Pingali, and P. Stodghill. Think globally, search locally. In Proceedings of the 2005 ACM International Conference on Supercomputing, June 2005.