Rapid and accurate latch characterization via direct newton solution of setup/hold times

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 1006-1011

  Srivastava, Shweta ^a   Roychowdhury, Jaijeet ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONVERGENCE OF NUMERICAL METHODS; FLIP FLOP CIRCUITS; ITERATIVE METHODS; NONLINEAR EQUATIONS;

ACCURATE LATCH CHARACTERIZATION; DIRECT NEWTON SOLUTION; REGISTERS; SETUP/HOLD TIMES;

DIGITAL DEVICES;

EID: 34548361491     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364425     Document Type: Conference Paper

References (21)

1. W. Roethig. Library characterization and modeling for 130 nm and 90 nm soc design. Proceedings of the IEEE International SOC Conference, pages 383-386, September 2003.
2. Emre Salman, Ali Dasdan, Feroze Taraporevala, Kayhan Kucukcakar, and Eby G. Friedman. Pessimism reduction in static timing analysis using interdependent setup and hold times. Proceedings of the 7th International Symposium on Quality Electronic Design, page 6, March 2006.
3. D. Patel. Charms: Characterization and modeling system for accurate delay prediction of asic designs. Proceedings of the IEEE Custom Integrated Circuits Conference, pages 9.5.1-9.5.6, May 1990.
4. R. W. Phelps. Advanced library characterization for high-performance asic. Proceedings of the IEEE Custom International ASIC conference, pages 15-3.1 - 15-3.4, September 1991.
5. J. Sridharan and T. Chen. Gate delay modeling with multiple input switching for static(statistical) timing analysis. Electronic Device Letters, IEEE, 22(4):309-311, July 2001.
6. M. Shoji. Theory of CMOS Digital Circuits and Circuits Failures. Princeton University Press, 1992.
7. L.W. Nagel. SPICE2: a computer program to simulate semiconductor circuits. PhD thesis, EECS Dept., Univ. Calif. Berkeley, Elec. Res. Lab., 1975. Memorandum no. ERL-M520.
8. S. Nassif. Personal communication, 2005.
9. C. Amin and C. Kashyap. Personal communications, 2006.
10. T.J. Aprille and TN. Trick. Steady-state analysis of nonlinear circuits with periodic inputs. Proc. IEEE, 60(1):108-114, January 1972.
11. S. Skelboe. Computation of the periodic steady-state response of nonlinear networks by extrapolation methods. IEEE Trans. Ckts. Syst., CAS-27(3): 161-175, March 1980.
12. R. Telichevesky, K. Kundert, and J. White. Efficient AC and noise analysis of two-tone RF circuits. In Proc. IEEE DAC, pages 292-297, 1996.
13. C.W. Gear. Numerical initial value problems in ordinary differential equations. Prentice-Hall series in automatic computation. Prentice-Hall, Englewood Cliffs, N.J., 1971.
14. L. O. Chua and P. M. Lin. Computer-Aided Analysis of Electronic Circuits: Algorithms and Computation Technigues. Prentice-Hall, Englewood Cliffs, NJ, 1975.
15. W.H. Press, S.A. Teukolsky, W.T. Vetterling, and B.P. Flannery. Numerical Recipes - The Art of Scientific Computing. Cambridge University Press, 1989.
16. U. Choudhury. Sensitivity Computation in SPICE3. Master's thesis, EECS Dept., Univ. Calif. Berkeley, Elec. Res. Lab., December 1988.
17. D. Hocevar, P. Yang, T. Trick, and B. Epler. Transient Sensitivity Computation for MOSFET Circuits. IEEE Trans. CAD, 4(4):609-620, October 1985.
18. Jan M. Rabaey. Digital Integrated Circuits. Prentice-Hall, 2004.
19. V. Stojanovic and V.G. Oklabdzija. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE Journal of Solid-Sate Circuits, 34(4):536-548, April 1999.
20. N. Weste and D. Harris. CMOS VLSI Design. Addison Wesley, 2004.
21. Thomas L. Quarles. SPICE 3B.1 User's Guide. University of California, Berkeley, EECS Industrial Liaison Program, University of California, Berkeley California, 94720, April 1987.